參數(shù)資料
型號(hào): 5962D1022901QXC
元件分類: DRAM
英文描述: 64M X 40 SYNCHRONOUS DRAM, 5.4 ns, CQFP128
封裝: CERAMIC, QFP-128
文件頁數(shù): 17/68頁
文件大小: 1475K
代理商: 5962D1022901QXC
24
A fixed-length READ burst may be followed by, or truncated with, a PRECHARGEcommand to the same bank (provided that auto
precharge was not activated), and a full page burst may be truncated with a PRECHARGE command to the same bank. The
PRECHARGE command should be issued x cycles before the clock edge at which the last desired data element is valid, where x =
CL - 1. This is shown in Figure 14 for each possible CL; data element n + 3 is either the last of a burst of four or the last desired of
a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until tRP is met.
Note: Part of the row precharge time is hidden during the access of the last data element(s).
In the case of a fixed-length burst being executed to completion, a PRECHARGE command issued at the optimum time (as
described above) provides the same operation that would result from the same fixed-length burst with auto precharge. The
disadvantage of the PRECHARGE command is that it requires the command and address buses be available at the appropriate time
to issue the command. The advantage of the PRECHARGE command is it can be used to truncate fixed-length or full-page bursts.
Full-page READ bursts can be truncated with the BURST TERMINATE command, and fixed-length READ bursts may be
truncated with a BURST TERMINATE command, provided that auto precharge was not activated. The BURST TERMINATE
command should be issued x cycles before the clock edge at which the last desired data element is valid, where x = CL - 1. This is
shown in Figure 15 for each possible CL; data element n + 3 is the last desired data element of a longer burst.
Figure 13: READ-to-WRITE with Extra Clock Cycle
Don’t Care
Transitioning Data
READ
NOP
WRITE
BANK
Dout n
Din b
T5
T4
T3
T2
T1
T0
tHZ
tDS
tCK
Notes:
1.
CLK
DQM
Command
Address
DQ
If a burst of one is used, DQM is not required
CL = 3 is used for illustration. The READ or WRITE Command may be to any bank.
COL n
BANK
COL b
相關(guān)PDF資料
PDF描述
5962F0253401VXC 2.5 V FIXED POSITIVE REGULATOR, CDFP16
L491333DIE2V 3.3 V FIXED POSITIVE REGULATOR, UUC
5962F9654403QXA OTHER DECODER/DRIVER, CDFP16
5962F9657601QCX AC SERIES, 4-BIT LOOK-AHEAD CARRY GENERATOR, TRUE OUTPUT, CDIP16
5962F9657701VXC ACT SERIES, 4-BIT LOOK-AHEAD CARRY GENERATOR, TRUE OUTPUT, CDFP16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962D9563201VXC 制造商:STMicroelectronics 功能描述:RS-432LINE DRIVERQUADFLAT16, GOLD - Bulk
5962D9666301VXC 制造商:STMicroelectronics 功能描述:RS-432LINE DRIVERQUADFLAT16, GOLD - Bulk
5962F0052301QXC 制造商:Intersil Corporation 功能描述:
5962F0052301VXC 制造商:Intersil Corporation 功能描述:
5962F0151001VXC 制造商:Intersil Corporation 功能描述:RAD SEU HARD QUAD COMPARATOR, CLASS V - Bulk