參數(shù)資料
型號(hào): 5962D1022901QXC
元件分類: DRAM
英文描述: 64M X 40 SYNCHRONOUS DRAM, 5.4 ns, CQFP128
封裝: CERAMIC, QFP-128
文件頁(yè)數(shù): 10/68頁(yè)
文件大?。?/td> 1475K
代理商: 5962D1022901QXC
18
command is issued.
AUTO REFRESH
AUTO REFRESH is used during normal operation of the SDRAM and is analogous to CAS#-BEFORE-RAS# (CBR) REFRESH in
conventional DRAMs. This command is nonpersistent, so it must be issued each time a refresh is required. All active banks must
be PRECHARGED prior to issuing an AUTO REFRESH command. The AUTO REFRESH command should not be issued until the
minimum tRP has been met after the PRECHARGE command as shown in the Operations section.
The addressing is generated by the internal refresh controller. This makes the address bits “Don’t Care” during an AUTO REFRESH
command. The 512Mb SDRAM requires 8,192 AUTO REFRESH cycles every 32ms (tREF). Providing a distributed AUTO
REFRESH command every 3.9μs will meet the refresh requirement and ensure that each row is refreshed. Alternatively, 8,192 AUTO
REFRESH commands can be issued in a burst at the minimum cycle rate (tRC), once every 32ms.
OPERATIONS
Bank/Row Activation
Before any READ or WRITE commands can be issued to a bank within the SDRAM, a row in that bank must be “opened.” This is
accomplished via the ACTIVE command which selects both the bank and the row to be activated (see Figure 6).
After opening a row (issuing an ACTIVE command), a READ or WRITE command may be issued to that row, subject to the tRCD
specification. tRCD (MIN) should be divided by the clock period and rounded up to the next whole number to determine the earliest
clock edge after the ACTIVE command on which a READ or WRITE command can be entered. For example, a tRCD specification of
20ns with a 125 MHz clock (8ns period) results in 2.5 clocks, rounded to 3. This is reflected in Figure 7, which covers any case where
2 < tRCD (MIN)/tCK 3 (the same procedure is used to convert other specification limits from time units to clock cycles). A
subsequent ACTIVE command to a different row in the same bank can only be issued after the previous active row has been “closed”
(precharged). The minimum time interval between successive ACTIVE commands to the same bank is defined by tRC.
相關(guān)PDF資料
PDF描述
5962F0253401VXC 2.5 V FIXED POSITIVE REGULATOR, CDFP16
L491333DIE2V 3.3 V FIXED POSITIVE REGULATOR, UUC
5962F9654403QXA OTHER DECODER/DRIVER, CDFP16
5962F9657601QCX AC SERIES, 4-BIT LOOK-AHEAD CARRY GENERATOR, TRUE OUTPUT, CDIP16
5962F9657701VXC ACT SERIES, 4-BIT LOOK-AHEAD CARRY GENERATOR, TRUE OUTPUT, CDFP16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962D9563201VXC 制造商:STMicroelectronics 功能描述:RS-432LINE DRIVERQUADFLAT16, GOLD - Bulk
5962D9666301VXC 制造商:STMicroelectronics 功能描述:RS-432LINE DRIVERQUADFLAT16, GOLD - Bulk
5962F0052301QXC 制造商:Intersil Corporation 功能描述:
5962F0052301VXC 制造商:Intersil Corporation 功能描述:
5962F0151001VXC 制造商:Intersil Corporation 功能描述:RAD SEU HARD QUAD COMPARATOR, CLASS V - Bulk