- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376461 > XRT72L74 (Exar Corporation) Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 PDF資料下載
參數(shù)資料
| 型號(hào)： | XRT72L74 |
| 廠商： | Exar Corporation |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 中文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 文件頁數(shù)： | 3/104頁 |
| 文件大小： | 1301K |
| 代理商： | XRT72L74 |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
á
XRT72L74
FOUR CHANNEL, DS3 ATM UNI/CLEAR-CHANNEL FRAMER
PRELIMINARY
REV. P1.0.0
3
SYSTEM/FUNCTIONAL DESCRIPTION
The XRT72L74 has 4 identical channels (0, 1, 2, 3),
the descriptions below apply to each channel.
FUNCTIONAL DESCRIPTION
The XRT72L74 DS3 ATM UNI/Framer IC can be con-
figured to operate in either the “ATM UNI” or in the
“Clear-Channel-Framer” Mode.
A brief listing of the features and description for each
of these operating modes is presented below.
THE ATM UNI MODE OF OPERATION
When the XRT72L74 UNI/Framer has been config-
ured to operate in the “ATM UNI” Mode, it can func-
tionally be subdivided into 6 different sections, as
shown in Figure 2.
Receive Section
Transmit Section
Microprocessor Interface Section
Performance Monitor Section
Test and Diagnostic Section
Line Interface Unit Scan Drive Section
The features of each of these functional sections are
briefly outlined below.
THE RECEIVE SECTION
The purpose of the Receive Section of the XRT72L74
DS3 ATM UNI is to allow a local ATM Layer (or ATM
Adaptation Layer) processor to receive ATM cell data
from a remote piece of equipment via a public or
leased DS3 transport medium.
The Receive Section of the XRT72L74 DS3 UNI con-
sists of the following functional blocks.
Receive DS3 Framer Block
Receive PLCP (Physical Layer Convergence Proto-
col) Processor Block
Receive Cell Processor Block
Receive UTOPIA Interface Block
Each of these functional blocks, within the Receive
Section of the UNI Framer will do the following:
The Rx DS3 Framer Block
Capable of receiving data, from the LIU IC, in either
the “Single-Rail” or “Dual-Rail” mode.
Capable of “sampling” the “inbound” DS3 data (at
the “RxPOS” and “RxNEG” input pins) upon either
the rising or falling edge of the “RxLineClk” signal.
The Receive DS3 Framer will synchronize to the
incoming DS3 data stream and remove or process
the DS3 Framing/Overhead Bits. This procedure
will result in either extracting PLCP frame data or
“Direct-Mapped” ATM Cell data, from the payload
portion of the incoming DS3 data stream.
The Receive DS3 Framer can be used to receive
FEAC (Far End Alarm & Control) messages via an
on-chip FEAC Transceiver.
The Receive DS3 Framer includes an on-chip
LAPD Receiver along with 88 bytes of on-chip RAM
that can receive incoming path maintenance data
link messages from the Remote Terminal Equip-
ment.
Detects and generates interrupts upon “Detection
of P and CP-bit Errors”, “Change of State in LOS,
AIS, OOF and FERF”, “Receipt of New LAPD
(PMDL) Message”, “Validation and Removal of
FEAC Message”.
N
OTE
:
The Receive DS3 Framer supports both M13 and C-
bit Parity Frame Formats.
The Rx PLCP Processor Block
The Receive PLCP Processor will identify the frame
boundary of each incoming PLCP frame, extract
and process the overhead bytes of these PLCP
frames (applies only if the UNI is operating in the
PLCP Mode). The Receive PLCP Processor will
also perform some error checking on the incoming
PLCP frames. The Receive PLCP Processor will
inform the Remote Terminal Equipment of the
results of this error-checking by internally routing
these results to the “Near-End” Transmit PLCP Pro-
cessor, for transmission back out to the RemoteTer-
minal Equipment.
The Rx Cell Processor Block
The Receive Cell Processor will perform the follow-
ing functions:
– Cell Delineation
– HEC Byte Verification of incoming cells
(optional)
– Cell-payload de-scrambling (optional)
– Idle cell detection and removal (optional)
– User and OAM Cell Filtering (optional)
– OAM Cell Processing (optional)
The UNI provides 108 bytes of on-chip RAM that
allows for the reception and processing of selected
OAM cells.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT7300IV | E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT7300 | E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT7302 | 2 Channel E3/DS3/STS-1 Line Interface Unit(2通道 E3/DS3/STS-1線接口單元) |
| XRT73L02M | TWO CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT73L02MIV | TWO CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT72L74IB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| XRT7300 | 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT7300ES | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT7300IV | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI . . RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT7300IV-F | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。