á
PRELIMINARY
FOUR CHANNEL, DS3 ATM UNI/CLEAR-CHANNEL FRAMER
XRT72L74
REV. P1.0.0
I
TABLE OF CONTENTS
GENERAL DESCRIPTION .................................................................................................. 1
A
PPLICATIONS
.............................................................................................................................................. 1
F
EATURES
................................................................................................................................................... 1
Figure 1. XRT72L74 Simplified Block Diagram with System Interfaces ........................................................... 1
Figure 2. Block Diagram of the XRT72L74 DS3 UNI ........................................................................................ 2
SYSTEM/FUNCTIONAL DESCRIPTION ............................................................................ 3
FUNCTIONAL DESCRIPTION ............................................................................................ 3
THE ATM UNI MODE OF OPERATION ........................................................................... 3
The Receive Section ....................................................................................................... 3
The Transmit Section ..................................................................................................... 4
Clear-channel-framing Mode of operation .................................................................... 5
THE RECEIVE SECTION ........................................................................................................................................5
THE TRANSMIT SECTION......................................................................................................................................5
The Microprocessor Interface Section .......................................................................... 6
Performance Monitor Section ........................................................................................ 6
Test and Diagnostic Section .......................................................................................... 6
FOR ATM UNI APPLICATIONS...............................................................................................................................6
FOR CLEAR-CHANNEL FRAMING APPLICATIONS..............................................................................................7
Line Interface Drive and Scan Section .......................................................................... 7
C
LEAR
C
HANNEL
M
ODE
O
PERATION
............................................................................................................. 7
Features ........................................................................................................................... 8
Transmit and Receive Sections ..................................................................................... 8
UTOPIA Interface Blocks ........................................................................................................................ 8
Transmit Cell Processor Block ................................................................................................................ 9
Receive Cell Processor Block ................................................................................................................. 9
Transmit PLCP Processor Block ............................................................................................................. 9
Receive PLCP Processor Block .............................................................................................................. 9
Transmit/Receive DS3 Framer Block ...................................................................................................... 9
Microprocessor Interface Section ............................................................................................................ 9
Performance Monitor Section ................................................................................................................ 10
Test and Diagnostic Section ................................................................................................................. 10
Line Interface Drive and Scan Section .................................................................................................. 10
Figure 3. Pin Out of the XRT72L74 DS3 ATM UNI ........................................................................................ 11
ORDERING INFORMATION ............................................................................................. 11
L
IST
BY
P
IN
N
UMBER
.................................................................................................................................. 12
PIN DESCRIPTIONS ......................................................................................................... 15
ABSOLUTE MAXIMUM RATINGS ................................................................................... 34
DC ELECTRICAL CHARACTERISTICS ........................................................................... 34
AC ELECTRICAL CHARACTERISTICS ........................................................................... 34
TIMING DIAGRAMS ...................................................................................................... 40
Figure 4. XRT72L74 Transmit UTOPIA Interface Block Timing ..................................................................... 40
Figure 5. GFC Nibble-Field Serial Input Interface (at Transmit Cell Processor) Timing ................................. 40
Figure 6. Transmit PLCP Processor—POH Byte Serial Input Port Interface Timing ...................................... 41
Figure 7. Transmit DS3 Framer—OH Bit Serial Input Port Interface Timing .................................................. 41
Figure 8. Transmit DS3 Framer Line Interface Output Timing (TxPOS and TxNEG are updated on the rising
edge of TxLineClk) ....................................................................................................................... 42
Figure 9. Transmit DS3 Framer Line Interface Output Timing (TxPOS and TxNEG are updated on the falling
edge of TxLineClk) ....................................................................................................................... 42
Figure 10. Receive DS3 Framer—OH Bit Serial Output Port Interface Timing .............................................. 42