參數(shù)資料
型號: TSB81BA3I
廠商: Texas Instruments, Inc.
英文描述: IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
中文描述: 的IEEE 1394b三端口電纜收發(fā)器/仲裁者
文件頁數(shù): 37/57頁
文件大?。?/td> 810K
代理商: TSB81BA3I
SLLS559B DECEMBER 2002 REVISED OCTOBER 2003
37
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION (1394a2000 INTERFACE)
transmit (continued)
The sequence of events for a normal packet transmission is as follows:
(a) Transmit operation initiated. The PHY asserts grant on the CTL lines followed by idle to hand over control
of the interface to the link so that the link may transmit a packet. The PHY releases control of the interface
(that is, it places its CTL and D outputs in a high-impedance state) following the idle cycle.
(b) Optional idle cycle. The link may assert at most one idle cycle preceding assertion of either hold or transmit.
This idle cycle is optional; the link is not required to assert idle preceding either hold or transmit.
(c) Optional hold cycles. The link may assert hold for up to 47 cycles preceding assertion of transmit. These
hold cycle(s) are optional; the link is not required to assert hold preceding transmit.
(d) Transmit data. When data is ready to be transmitted, the link asserts transmit on the CTL lines along with
the data on the D lines.
(e) Transmit operation terminated. The transmit operation is terminated by the link asserting hold or idle on the
CTL lines. The link asserts hold to indicate that the PHY is to retain control of the serial bus in order to
transmit a concatenated packet. The link asserts idle to indicate that packet transmission is complete and
the PHY may release the serial bus. The link then asserts idle for one more cycle following this hold or idle
cycle before releasing the interface and returning control to the PHY.
(f) Concatenated packet speed-code. If multispeed concatenation is enabled in the PHY, then the link asserts
a speed-code on the D lines when it asserts hold to terminate packet transmission. This speed-code
indicates the transmission speed for the concatenated packet that is to follow. The encoding for this
concatenated packet speed-code is the same as the encoding for the received packet speed-code (see
Table 20). The link may not concatenate an S100 packet onto any higher-speed packet.
(g) After regaining control of the interface, the PHY asserts at least one idle cycle before any subsequent status
transfer, receive operation, or transmit operation.
00
00
00
00
(e)
(d)
(c)
(b)
(a)
01
00
00
00
11
D0–D7
CTL0, CTL1
SYSCLK
00
Link Controls CTL and D
PHY High-Impedance CTL and D Outputs
Figure 16. Cancelled/Null Packet Transmission
相關PDF資料
PDF描述
TSE-0155-32S-P1-3 SINGLE MODE SINGLE FIBER TRANSCEIVER
TSL230 PROGRAMMABLE LIGHT-TO-FREQUENCY CONVERTERS
TSL235(中文) Programmable Light-To-Frequency Converter(光頻轉換器)
TSL245(中文) IR Light-To-Frequency Converter(紅外光頻轉換器)
TSL250(中文) Light-To-Voltage Converter(光壓轉換器)
相關代理商/技術參數(shù)
參數(shù)描述
TSB81BA3IPFP 功能描述:射頻收發(fā)器 s800 3-Port Cable Xcvr/Arbiter RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray
TSB81BA3IPFPEP 功能描述:射頻收發(fā)器 Mil Enh 3-Port Cable Xcvr/Arbiter RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray
TSB81BA3PFP 功能描述:射頻收發(fā)器 s800 3-Port Cable Xcvr/Arbiter RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray
TSB81BA3PFPG4 功能描述:射頻收發(fā)器 s800 3-Port Cable Xcvr/Arbiter RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray
TSB82AA2 制造商:TI 制造商全稱:Texas Instruments 功能描述:1394b OHCI-LYNX CONTROLLER