- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385942 > TNETA1600 (Texas Instruments, Inc.) SONET/SDH ATM Receiver/Transmitter for 622.08-Mit/s or 155.52-Mbit/s Operation(SONET/SDH ATM接收器/傳送器) PDF資料下載
參數(shù)資料
| 型號： | TNETA1600 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | SONET/SDH ATM Receiver/Transmitter for 622.08-Mit/s or 155.52-Mbit/s Operation(SONET/SDH ATM接收器/傳送器) |
| 中文描述： | SONET / SDH的自動(dòng)柜員機(jī)接收器/發(fā)送器為622.08，麻省理工學(xué)院/ s或155.52 - Mbit / s的操作（SONET / SDH的自動(dòng)柜員機(jī)接收器/傳送器） |
| 文件頁數(shù)： | 37/54頁 |
| 文件大?。?/td> | 1120K |
| 代理商： | TNETA1600 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
TNETA1600
SONET/SDH ATM RECEIVER/TRANSMITTER
FOR 622.08-MBIT/S OR 155.52-MBIT/S OPERATION
SDNS036 – FEBRUARY 1996
37
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
IEEE Std 1149.1 (JTAG) test access port
The TNETA1600 supports IEEE Std 1149.1-1990 (includes IEEE Std 1149.1a-1993). The boundary-scan
feature can be used to facilitate testing of complex circuit-board assemblies. Scan access to the
test-access-port (TAP) controller and the four test registers (instruction, bypass, device identification, and
boundary scan) is accomplished via the five-wire TAP interface.
Five dedicated test terminals control the operation of the test circuitry: test data input TDI, test data output
(TDO), test-mode select (TMS) input, test clock (TCK) input, and the test reset (TRST) input. TDI is the serial
input for shifting information into the instruction register or selected data register. TDO is the serial output for
shifting information out of the instruction register or selected data register. TMS is used to direct the TAP
controller through its states. TCK is used to sample data on TDI, output data on TDO, and clock the TAP
controller. Data on the device inputs is captured on the rising edge of TCK, and outputs change on the falling
edge of TCK. TRST is an active-low input that can be asserted asynchronously to cause the TAP controller to
enter the test-logic-reset state and configure the test-instruction register and test-data registers to their default
values. TRST is held low during device power up.
The TNETA1600 boundary-scan architecture is comprised of the TAP controller and the four test registers: the
instruction register with instruction decode, the bypass register, the device-identification register, and the
boundary-scan register.
P
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TNETA1610 | STS-12c/STM-4 Receiver/Transmitter with Clock Recovery/Generation(STS-12C/STM-4接收/傳送器) |
| TNETA1611 | STS-12c/STM-4 Receiver/Transimitter(STS-12C/STM-4接收/傳送器) |
| TNETA1630 | 622.08-MHz Clock-Recovery Device(622.08-MHz時(shí)鐘發(fā)生裝置) |
| TO-252 | TO-252 (MP-3Z) |
| TODX2402 | FIBER OPTIC TRANSCEIVING MODULE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TNETA1600PCM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ATM/SONET FRAMER|QFP|160PIN|PLASTIC |
| TNETA1611PCA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ATM/SONET Transceiver |
| TNETA1622 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:622.08-MHz CLOCK-RECOVERY DEVICE |
| TNETA1622DW | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Clock/Data Recovery |
| TNETA1630DW | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。