- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385942 > TNETA1600 (Texas Instruments, Inc.) SONET/SDH ATM Receiver/Transmitter for 622.08-Mit/s or 155.52-Mbit/s Operation(SONET/SDH ATM接收器/傳送器) PDF資料下載
參數(shù)資料
| 型號： | TNETA1600 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | SONET/SDH ATM Receiver/Transmitter for 622.08-Mit/s or 155.52-Mbit/s Operation(SONET/SDH ATM接收器/傳送器) |
| 中文描述： | SONET / SDH的自動柜員機(jī)接收器/發(fā)送器為622.08，麻省理工學(xué)院/ s或155.52 - Mbit / s的操作（SONET / SDH的自動柜員機(jī)接收器/傳送器） |
| 文件頁數(shù)： | 28/54頁 |
| 文件大小： | 1120K |
| 代理商： | TNETA1600 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
TNETA1600
SONET/SDH ATM RECEIVER/TRANSMITTER
FOR 622.08-MBIT/S OR 155.52-MBIT/S OPERATION
SDNS036 – FEBRUARY 1996
28
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
force-transmit line AIS
When set to a high level, this bit causes the insertion of valid SOH and a scrambled all-ones pattern for the
remainer of the transmit signal. Also, ATM cells input to the transmit FIFO are not inserted into the outgoing
frame. Once the FIFO is full, the device does not accept additional data on the transmit input until the device
is returned to normal operating mode. When this bit is low, normal processing occurs. When a reset operation
is performed, this bit is cleared (set to 0).
force-transmit line FERF
When set to a high level, this bit causes the insertion of a 110 in bits 6–8 of the transmit K2 byte. When this bit
is low, normal processing dictates the values inserted in bits 6–8 of the K2 byte. When a reset operation is
performed, this bit is cleared (set to 0).
force-transmit path FERF
When set to a high level, this bit causes the insertion of a 1001 pattern in bits 1–4 of the transmit G1 byte. When
this bit is low, normal processing dictates the values inserted in bits 1–4 of the G1 byte. When a reset operation
is performed, this bit is cleared (set to 0).
enable LOCA to path RDI soak count
When set to a high level, this bit enables the LOCA to path-RDI soak counter such that a persistent LOCA
condition causes the automatic generation of a path RDI. When this bit is low, a persistent LOCA condition does
not cause the transmission of a path RDI. When a reset operation occurs, this bit is cleared. The normal
operation of the TNETA1600 is not to generate a path RDI as a result of a persistent LOCA condition.
force-transmit path AIS
When set to a high level, this bit causes the insertion of an all-ones signal in H1, H2, H3, and the entire transmit
synchronous payload envelope (SPE) before scrambling. All transport-overhead bytes, other than H1–H3, are
calculated and inserted normally. However, the receiving station is not able to locate the SPE and path-overhead
bytes, since the pointer bytes are all ones. Also, ATM cells input to the transmit FIFO are not inserted into the
outgoing frame. Once the FIFO is full, the device does not accept additional data on the transmit input until the
device is returned to normal operating mode. When this bit is low, normal processing occurs. When a reset
operation is performed, this bit is cleared (set to 0).
disable receive
SONET descrambler
This bit is logically ORed with the TEST2 terminal. If either or both are set to a high level, SONET descrambling
(x
7
+ x
6
+ 1) in the receiver is disabled. When a reset operation is performed, this bit is cleared (set to 0). The
normal operating state of the TNETA1600 is to provide SONET descrambling in the receiver; an action must
be taken to disable this function.
disable receive
ATM descrambler
This bit is logically ORed with the TEST4 terminal. If either or both are set to a high level, ATM descrambling
(x
43
+ 1) in the receiver is disabled. When a reset operation is performed, this bit is cleared (set to 0). The normal
operating state of the TNETA1600 is to provide ATM descrambling in the receiver; an action must be taken to
disable this function.
disable transmit
SONET scrambler
This bit is logically ORed with the TEST1 terminal. If either or both are set to a high level, SONET scrambling
(x
7
+ x
6
+ 1) in the transmitter is disabled. When a reset operation is performed, this bit is cleared (set to 0). The
normal operating state of the TNETA1600 is to provide SONET scrambling in the transmitter; an action must
be taken to disable this function.
P
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TNETA1610 | STS-12c/STM-4 Receiver/Transmitter with Clock Recovery/Generation(STS-12C/STM-4接收/傳送器) |
| TNETA1611 | STS-12c/STM-4 Receiver/Transimitter(STS-12C/STM-4接收/傳送器) |
| TNETA1630 | 622.08-MHz Clock-Recovery Device(622.08-MHz時鐘發(fā)生裝置) |
| TO-252 | TO-252 (MP-3Z) |
| TODX2402 | FIBER OPTIC TRANSCEIVING MODULE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TNETA1600PCM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ATM/SONET FRAMER|QFP|160PIN|PLASTIC |
| TNETA1611PCA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ATM/SONET Transceiver |
| TNETA1622 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:622.08-MHz CLOCK-RECOVERY DEVICE |
| TNETA1622DW | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Clock/Data Recovery |
| TNETA1630DW | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。