- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371186 > TLIU04C1 (Lineage Power) Quad T1/E1 Line Interface(四T1/E1線接口) PDF資料下載
參數(shù)資料
| 型號： | TLIU04C1 |
| 廠商： | Lineage Power |
| 英文描述： | Quad T1/E1 Line Interface(四T1/E1線接口) |
| 中文描述： | 四T1/E1線路接口（四個T1/E1線接口） |
| 文件頁數(shù)： | 20/100頁 |
| 文件大?。?/td> | 1321K |
| 代理商： | TLIU04C1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁
Advance Data Sheet, Rev. 2
TLIU04C1 Quad T1/E1 Line Interface
April 1999
20
Lucent Technologies Inc.
Microprocessor Mode
(continued)
Data Recovery
The receive line interface unit (RLIU) format is bipolar
alternate mark inversion (AMI). The data rate tolerance
is ±130 ppm (DS1) or ±80 ppm (CEPT). The receiver
first restores the incoming data and detects analog loss
of signal. Subsequent processing is optional and
depends on the programmable device configuration
established within the microprocessor interface regis-
ters. The RLIU utilizes an equalizer to operate on line
length with up to 15 dB of loss at 772 kHz (DS1) or
13 dB loss at 1.024 MHz (CEPT). The signal is then
peak-detected and sliced to produce digital representa-
tions of the data.
Selectable clock and data recovery, digital loss of sig-
nal, jitter attenuation, and data decoding are per-
formed. For applications bypassing the clock and data
recovery function (CDR = 0), the receive digital output
format is unretimed sliced data (RZ positive and nega-
tive data). For clock and data recovery applications
(CDR = 1), the receive digital output format is non-
return-to-zero (NRZ) with selectable dual-rail or single-
rail system interface. The recovered clock (RCLK, pins
139, 18, 67, 90) is only provided when CDR = 1 (see
Table 2).
The clock is recovered by a digital phase-locked loop
that uses XCLK (pin 46) as a reference to lock to the
data rate component. Because the internal reference
clock is a multiple of the received data rate, the RCLK
output (pins 139, 18, 67, 90) will always be a valid DS1/
CEPT clock that eliminates false-lock conditions. Dur-
ing periods with no receive input signal, the free-run
frequency of RCLK is defined to be either XCLK/16 or
XCLK, depending on the state of CLKS (pin 117).
RCLK is always active with a duty-cycle centered at
50%, deviating by no more than ±5%. Valid data is
recovered within the first few bit periods after the appli-
cation of XCLK. The delay of the data through the
receive circuitry is approximately 1 to 14 bit periods,
depending on the CDR and CODE configurations.
Additional delay is introduced if the jitter attenuator is
selected for operation in the receive path (see the LIU
Delay Values section, page 42).
Jitter Accommodation and Jitter Transfer
Without the Jitter Attenuator
The RLIU is designed to accommodate large amounts
of input jitter. The RLIU’s jitter performance exceeds
the requirements shown in the RLIU Specifications
tables (Table 10 and Table 11). Typical receiver perfor-
mance without the jitter attenuator in the path is shown
in Figure 4 through Figure 7. Jitter transfer is indepen-
dent of input ones density on the line interface.
Receiver Configuration Modes
Clock/Data Recovery Mode (CDR)
The clock/data recovery function in the receive path is
selectable via the CDR bit (register 5, bit 0). If CDR = 1,
the clock and data recovery function is enabled and
provides a recovered clock (RCLK) with retimed data
(RPD/RDATA, RND). If CDR = 0, the clock and data
recovery function is disabled, and the RZ data from the
slicers is provided over RPD and RND to the system. In
this mode, ALOS is available on the RCLK/ALOS pins,
and downstream functions selected by microprocessor
register 5 (JAR, ACM, LOSSD) are ignored.
Zero Substitution Decoding (CODE)
When single-rail operation is selected with DUAL = 0
(register 5, bit 4), the B8ZS/HDB3 decoding can be
selected. CODE = 1 selects the B8ZS/HDB3 decoding
operation in all four channels, regardless of the state of
the CODE[1—4] bits. The B8ZS/HDB3 decoding oper-
ation can be selected for individual channels indepen-
dently by setting CODE = 0 and programming
CODE[1—4] bits for the respective channels.
Note:
Encoding and decoding are not independent.
Selecting B8ZS/HDB3 decoding in the receiver
selects B8ZS/HDB3 encoding in the transmitter.
Table 7. Register Map for CODE Bits
When decoding is selected for a given channel,
decoded receive data and code violations appear on
the RDATA and BPV pins, respectively. If coding is not
selected, receive data and any bipolar violations (such
as two consecutive ones of the same polarity) appear
on the RDATA and BPV pins, respectively.
Name
Location
Register
5
12
12
11
11
Bit
3
7
6
6
4
CODE
CODE1
CODE2
CODE3
CODE4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV3011AIDBVR | Nanopower, 1.8V, SOT23 Comparator with Voltage Reference |
| TLV349x | CAPACITOR, CLASS Y2 1.0NFCAPACITOR, CLASS Y2 1.0NF; Capacitance:1nF; Voltage rating, AC:250V; Voltage rating, DC:2500V; Capacitor dielectric type:Polypropylene; Series:B81122; Tolerance, +:20%; Tolerance, -:20%; Temp, op. |
| TLV3011AIDBVT | Nanopower, 1.8V, SOT23 Comparator with Voltage Reference |
| TLV3011AIDCKR | Nanopower, 1.8V, SOT23 Comparator with Voltage Reference |
| TLV3011AIDCKT | Nanopower, 1.8V, SOT23 Comparator with Voltage Reference |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLIXF30001 | 制造商:GIGA 功能描述: |
| TLIXF30003 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TLIXF30007-852838 | 制造商:Cortina Systems Inc 功能描述: |
| TLIXF30009-865852 | 功能描述:IC OPT TRANSPORT PROC 868-TBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:* |
| TLIXF30010 | 制造商:Intel 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。