參數(shù)資料
型號: TLIU04C1
廠商: Lineage Power
英文描述: Quad T1/E1 Line Interface(四T1/E1線接口)
中文描述: 四T1/E1線路接口(四個T1/E1線接口)
文件頁數(shù): 12/100頁
文件大小: 1321K
代理商: TLIU04C1
Advance Data Sheet, Rev. 2
TLIU04C1 Quad T1/E1 Line Interface
April 1999
12
Lucent Technologies Inc.
Microprocessor Mode
(continued)
Pin Information
(continued)
Table 1. Pin Descriptions
(continued)
* I = input, O = output, I
u
indicates an input with internal pull-up; I
d
indicates an input with internal pull-down, P = power. Resistance value of all
internal pull-ups or pull-downs is 50 k
, unless otherwise specified.
Pin
Symbol
Type
*
Name/Description
112
ALE_AS
I
Address Latch Enable.
If MPMODE = 1 (pin 110), this pin becomes the
address latch enable for the microprocessor. When this pin transitions from
high to low, the address bus inputs are latched into the internal registers.
Address Strobe (Active-Low).
If MPMODE = 0 (pin 110), this pin becomes
the address strobe for the microprocessor. When this pin transitions from
high to low, the address bus inputs are latched into the internal registers.
113
CS
I
u
Chip Select (Active-Low).
This pin is asserted low by the microprocessor to
enable the microprocessor interface. If MPMUX = 1 (pin 108),
CS
can be
externally tied low to use the internal chip selection function. An internal
100 k
pull-up is on this pin.
Interrupt.
This pin is asserted high to indicate an interrupt produced by an
alarm condition in register 0 or 1. The activation of this pin can be masked by
various register bits.
114
INT
O
115
RDY_DTACK
O
Ready.
If MPMODE = 1 (pin 110), this pin is asserted high to indicate the
device has completed a read or write operation. This pin is in a 3-state
condition when CS (pin 113) is high.
Data Transfer Acknowledge (Active-Low).
If MPMODE = 0 (pin 110), this
pin is asserted low to indicate the device has completed a read or write
operation.
1, 12,
37, 48,
73, 84,
109, 120
GND
D
P
Ground Reference for Microprocessor Interface and Digital Circuitry.
2, 11,
47, 74,
83, 119
V
DDD
P
Power Supply for Microprocessor Interface and Digital Circuitry.
The
TLIU04C1 device requires a 5 V ± 5% power supply on these pins.
46
XCLK
I
u
Reference Clock
.
The clock signal used for clock and data recovery and
jitter attenuation. This clock must be ungapped and free of jitter.
For CLKS = 0, a 16x clock (for DS1, XCLK = 24.704 MHz ± 100 ppm and for
CEPT, XCLK = 32.768 MHz ± 100 ppm).
For CLKS = 1, a 1x clock (for DS1, XCLK = 1.544 MHz ± 100 ppm and for
CEPT, XCLK = 2.048 MHz ± 100 ppm).
To meet TBR 12/13 jitter accommodation requirements (JABW0 = 1), clock
tolerances must be ±20 ppm. An internal 100 k
pull-up is on this pin.
Loss of XCLK
.
This pin is asserted high when the XCLK signal (pin 46) is
not present.
45
LOXC
O
44
RESET
I
u
Hardware Reset (Active-Low)
.
If
RESET
is forced low, all internal states in
the line interface paths are reset and data flow through each channel will be
momentarily disrupted. The
RESET
pin must be held low for a minimum of
10 μs.
相關(guān)PDF資料
PDF描述
TLV3011AIDBVR Nanopower, 1.8V, SOT23 Comparator with Voltage Reference
TLV349x CAPACITOR, CLASS Y2 1.0NFCAPACITOR, CLASS Y2 1.0NF; Capacitance:1nF; Voltage rating, AC:250V; Voltage rating, DC:2500V; Capacitor dielectric type:Polypropylene; Series:B81122; Tolerance, +:20%; Tolerance, -:20%; Temp, op.
TLV3011AIDBVT Nanopower, 1.8V, SOT23 Comparator with Voltage Reference
TLV3011AIDCKR Nanopower, 1.8V, SOT23 Comparator with Voltage Reference
TLV3011AIDCKT Nanopower, 1.8V, SOT23 Comparator with Voltage Reference
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLIXF30001 制造商:GIGA 功能描述:
TLIXF30003 制造商:Rochester Electronics LLC 功能描述:- Bulk
TLIXF30007-852838 制造商:Cortina Systems Inc 功能描述:
TLIXF30009-865852 功能描述:IC OPT TRANSPORT PROC 868-TBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標準包裝:750 系列:*
TLIXF30010 制造商:Intel 功能描述: