- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380717 > ST72774S9T1 (意法半導(dǎo)體) 8-BIT USB MCU FOR MONITORS, WITH UP TO 60K OTP, 1K RAM, ADC, TIMER, SYNC, TMU, PWM/BRM, H/W DDC & I2C PDF資料下載
參數(shù)資料
| 型號： | ST72774S9T1 |
| 廠商： | 意法半導(dǎo)體 |
| 元件分類： | ADC |
| 英文描述： | 8-BIT USB MCU FOR MONITORS, WITH UP TO 60K OTP, 1K RAM, ADC, TIMER, SYNC, TMU, PWM/BRM, H/W DDC & I2C |
| 中文描述： | 8位USB單片機(jī)的顯示器，高達(dá)60K章檢察官辦公室，每1000內(nèi)存，模數(shù)轉(zhuǎn)換器，定時器，同步，材質(zhì)單元，脈寬調(diào)制/的BRM，的H / W DDC的 |
| 文件頁數(shù)： | 124/144頁 |
| 文件大?。?/td> | 1280K |
| 代理商： | ST72774S9T1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁當(dāng)前第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁
ST72774/ST727754/ST72734
124/144
4.10.3.2 Digital A/D Conversion Result
The conversion is monotonic, meaning that the
result never decreases if the analog input does not
and never increases if the analog input does not.
If the input voltage (V
AIN
) is greater than or equal
to V
DDA
(high-level voltage reference) then the
conversion result in the DR register is FFh (full
scale) without overflow indication.
If input voltage (V
AIN
) is lower than or equal to
V
SSA
(low-level voltage reference) then the
conversion result in the DR register is 00h.
The A/D converter is linear and the digital result of
the conversion is stored in the ADCDR register.
The accuracy of the conversion is described in the
parametric section.
R
AIN
is the maximum recommended impedance
for an analog input signal. If the impedance is too
high, this will result in a loss of accuracy due to
leakage and sampling not being completed in the
alloted time.
4.10.3.3 A/D Conversion Phases
The A/D conversion is based on two conversion
phases as shown in
Figure 77
:
I
Sample capacitor loading [duration: t
LOAD
]
During this phase, the V
AIN
input voltage to be
measured is loaded into the C
ADC
sample
capacitor.
I
A/D conversion [duration: t
CONV
]
During this phase, the A/D conversion is
computed (8 successive approximations cycles)
and the C
ADC
sample capacitor is disconnected
from the analog input pin to get the optimum
analog to digital conversion accuracy.
While the ADC is on, these two phases are
continuously repeated.
At the end of each conversion, the sample
capacitor is kept loaded with the previous
measurement load. The advantage of this
behaviour is that it minimizes the current
consumption on the analog pin in case of single
input channel measurement.
4.10.3.4 Software Procedure
Refer to the control/status register (CSR) and data
register (DR) in
Section 4.10.6
for the bit
definitions and to
Figure 77
for the timings.
ADC Configuration
The total duration of the A/D conversion is 12 ADC
clock periods (1/f
ADC
=4/f
CPU
).
The analog input ports must be configured as
input, no pull-up, no interrupt. Refer to the I/O
ports chapter. Using these pins as analog inputs
does not affect the ability of the port to be read as
a logic input.
In the CSR register:
– Select the CH[3:0] bits to assign the analog
channel to be converted.
ADC Conversion
In the CSR register:
– Set the ADON bit to enable the A/D converter
and to start the first conversion. From this time
on, the ADC performs a continuous conver-
sion of the selected channel.
When a conversion is complete
– The COCO bit is set by hardware.
– No interrupt is generated.
– The result is in the DR register and remains
valid until the next conversion has ended.
A write to the CSR register (with ADON set) aborts
the current conversion, resets the COCO bit and
starts a new conversion.
Figure 77. ADC Conversion Timings
4.10.4 Low Power Mode
Note:
The A/D converter is disabled by resetting the
ADON bit. With this feature, power consumption is
reduced when no conversion is needed and be-
tween single shot conversions.
4.10.5 Interrupts
None
Mode
Description
WAIT
No effect on A/D Converter
ADCCSR WRITE
OPERATION
ADON
COCO BIT SET
t
LOAD
t
CONV
HOLD
CONTROL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST72E734J6D0 | 8-BIT USB MCU FOR MONITORS, WITH UP TO 60K OTP, 1K RAM, ADC, TIMER, SYNC, TMU, PWM/BRM, H/W DDC & I2C |
| ST727T272N5B1 | 8-BIT MCU WITH 24K ROM, EEPROM,ADC,PWM/BRM DACs,SYNC PROCESSOR,EWPCC,TIMER AND DDC INTERFACE |
| ST727E272N5D1 | 8-BIT MCU WITH 24K ROM, EEPROM,ADC,PWM/BRM DACs,SYNC PROCESSOR,EWPCC,TIMER AND DDC INTERFACE |
| ST7272 | 8-BIT MCU WITH 24K ROM, EEPROM,ADC,PWM/BRM DACs,SYNC PROCESSOR,EWPCC,TIMER AND DDC INTERFACE |
| ST7272N5B1 | 8-BIT MCU WITH 24K ROM, EEPROM,ADC,PWM/BRM DACs,SYNC PROCESSOR,EWPCC,TIMER AND DDC INTERFACE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST727X4-EMU2B | 制造商:STMicroelectronics 功能描述:REALTIME EMULATOR BOARD - Bulk |
| ST727X4-EPB/US | 制造商:STMicroelectronics 功能描述:PROGRAMMER - Bulk |
| ST-7-28 | 功能描述:XFRMR PWR 115V 14VAC 2.6A RoHS:是 類別:變壓器 >> 功率 系列:ST 標(biāo)準(zhǔn)包裝:1 系列:260 類型:標(biāo)準(zhǔn) 最大功率:65 VA 主線圈:雙 副線圈:三路，中心抽頭 在某電流時的串聯(lián)輸出電壓:500 VAC @ 85mA，5 VAC @ 2A，6.3 VAC @ 2A 在某電流時的并聯(lián)輸出電壓:- 安裝類型:底座安裝 尺寸/尺寸:102.36mm L x 67.31mm W 高度 - 座高（最大）:66.80mm 端接類型:導(dǎo)線引線 |
| ST7-28 | 制造商:SUPERWORLD 制造商全稱:Superworld Electronics 功能描述:POWER TRANSFORMER |
| ST7-28B56 | 功能描述:電源變壓器 SPLIT BOBBIN HORZ MOUNT XFMR RoHS:否 制造商:Triad Magnetics 功率額定值:12 VA 初級電壓額定值:115 V / 230 V 次級電壓額定值:12 V / 24 V 安裝風(fēng)格:SMD/SMT 一次繞組:Dual Primary Winding 二次繞組:Dual Secondary Winding 長度:2.5 in 寬度:2 in 高度:1.062 in |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。