- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359234 > MT90503AG (ZARLINK SEMICONDUCTOR INC) CLIP, STRAIN RELIEF, 50WAY; For use with:820 Series Tripolarized Wiremount Sockets; Ways, No. of:50; Material:Metal; Connector type:Strain Relief RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號： | MT90503AG |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | CLIP, STRAIN RELIEF, 50WAY; For use with:820 Series Tripolarized Wiremount Sockets; Ways, No. of:50; Material:Metal; Connector type:Strain Relief RoHS Compliant: Yes |
| 中文描述： | ATM SEGMENTATION AND REASSEMBLY DEVICE, PBGA503 |
| 封裝： | 40 X 40 MM, 2.33 MM HEIGHT, PLASTIC, MS-034, BGA-503 |
| 文件頁數(shù)： | 84/233頁 |
| 文件大?。?/td> | 1341K |
| 代理商： | MT90503AG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁當前第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁
MT90503
Data Sheet
84
Zarlink Semiconductor Inc.
Unknown non-OAM cells and/or unknown OAM cells can be discarded or directed to one or more output FIFOs. All
unknown non-OAM cells from a port are discarded or directed to the same location(s) and all unknown OAM cells
from a port are discarded or directed to the same location(s). Unknown cells can be directed differently for each port
on which they were received. Unknown cells cannot be sent to the SAR portion of the RX_SAR. The routing of
unknown cells is set in registers 03A2h and 03A4h.
Known cells are handled according to the LUT (Look-Up Table) entry for the cell’s VPI/VCI.
4.5.6.1 Look-Up Tables Entries
LUT entries direct cells with known VPI/VCIs to either be discarded or placed in one or more of five possible
destinations: the four output FIFOs and the data cell FIFO in external control memory, by way of the RX_SAR FIFO.
OAM cells can be directed independently of non-OAM cells with the same VPI/VCI. OAM cells cannot be directed to
the SAR portion of the RX_SAR.
LUT entries can be either 4- or 8-bytes long (short or long LUT entries, set in register 302h). All look-up table
entries in all three LUTs are the same size. 8-byte entries are only required if header translation is to be performed
for one or more VCs. Cells undergoing header translation have their NNI bits, the remaining VPI bits and/or the VCI
bits replaced by the corresponding bits in the LUT entry and are then either discarded or sent to one or more of the
possible destinations. VCs that undergo header translation are not directed to the SAR portion of the RX_SAR.
Clock recovery information can be gathered from up to two VCs by setting bit A in one LUT entry and bit B in the
same or another LUT entry. A maximum of one VC can have bit A set and a maximum of one VC can have bit B set.
Figure 39 - Short and Long Look-Up Table Entries
4.5.6.2 LUT Addressing
A LUT base address exists for each of the three ports (registers 0320h, 0340h, 0360h). The LUT base addresses
for two or more ports can be the same. An identifier for a VC is created by concatenating any number of LSBs from
the VPI and LSBs from the VCI, to a maximum of 16 bits. The number of VCI bits used is programmed in registers
0324h, 0344h and 0364h for Port A, B, C respectively. The total number of bits in the identifier is programmed in
registers 0322h, 0342h and 0362h for Port A, B and C respectively.The identifier is then appended with either two
or three zeros (for either short or long LUT entries).
b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0
+0
+2
b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0
+0
+2
+4
+6
Reserved
LUT Entry Format for Header Translation
Non-header translation LUT Entry Format
NNI: When ’1’ the VPI[11:8] field in each cell for this LUT entry will
be replaced by the VPI[11:8] contained in this entry.
VPI: When ’1’ the VPI[7:0] field in each cell for this LUT entry will
be replaced by the VPI[7:0] contained in this entry.
VCI: When ’1’ the VCI[15:0] field in each cell for this LUT entry will
be replaced by the VCI[15:0] contained in this entry.
A, B: Adaptive/SRTS Clock Recovery VC A or VC B. Only one
VC can have bit A set. Only one VC can have bit B set.
NCR: Normal (non-OAM) Cell Routing
’00000’ = discard
’xxxx1’ = send to TXA port
’xxx1x’ = send to TXB port
’xx1xx’ = send to TXC port
’x1xxx’ = send to data cell FIFO (in external control
memory) via the RX_SAR
’1xxxx’ = send to SAR portion of the RX_SAR
OCR: OAM Cell Routing
’0000’ = discard
’xxx1’ = send to TXA port
’xx1x’ = send to TXB port
’x1xx’ = send to TXC port
’1xxx’ = send to data cell FIFO (in external control
memory) via the RX_SAR
Note: If chip is configured for long LUT
entries, non-header translation LUT entries
are followed by two reserved words.
NCR
OCR
0
0
0
A
B
RX Structure Pointer
NNI VPI VCI A
B
NCR
OCR
VCI[15:12]
VPI[11:8]
VPI[7:0]
VCI[11:0]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90520 | 8-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90520AG | 8-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT9072 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT9072AB | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT9072AV | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90520 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:8-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90520AG | 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays |
| MT90520AG2 | 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays |
| MT90528 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90528AG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
發(fā)布緊急采購，3分鐘左右您將得到回復。