- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359234 > MT90503AG (ZARLINK SEMICONDUCTOR INC) CLIP, STRAIN RELIEF, 50WAY; For use with:820 Series Tripolarized Wiremount Sockets; Ways, No. of:50; Material:Metal; Connector type:Strain Relief RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90503AG |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | CLIP, STRAIN RELIEF, 50WAY; For use with:820 Series Tripolarized Wiremount Sockets; Ways, No. of:50; Material:Metal; Connector type:Strain Relief RoHS Compliant: Yes |
| 中文描述： | ATM SEGMENTATION AND REASSEMBLY DEVICE, PBGA503 |
| 封裝： | 40 X 40 MM, 2.33 MM HEIGHT, PLASTIC, MS-034, BGA-503 |
| 文件頁(yè)數(shù)： | 42/233頁(yè) |
| 文件大?。?/td> | 1341K |
| 代理商： | MT90503AG |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)當(dāng)前第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)
MT90503
Data Sheet
42
Zarlink Semiconductor Inc.
The TDM interface is capable of looping back up to 2048 TSSTs with a latency of two TDM frames, or 250
μ
s. This
loopback is indicated by the control structures associated to each TSST. The loopback allows any two time-slots
and streams to be connected together, and work independently of the speed of each of the streams.
The MT90503 can interface with 32 data streams as mentioned in previous paragraphs. Since each TSST can be
used to either send or receive data, the MT90503 must tri-state the CT_D pins that are receiving data. To avoid
overlap between a sending and a receiving TSST, this must be done before the next one begins.
4.2.2 TDM Bus Clocking Mechanism
clock (CT_C8) is driven by either CT_C8_A or CT_C8_B. The MT90503 can generate the primary bus clock and all
its associated bus clocks (ct_fr_comp, sclk, sclkx2, CT_C16-, CT_C16+, CT_C2 and CT_C4) by using the
CT_NETREF signal. The CT_NETREF may be received from another H.100/H.110 bus compatible device or it can
be determined by the clock recovery module. In master mode, the MT90503 will generate all the compatibility
clocks that are necessary for communicating with MVIP and SCSA TDM interfaces. These include the FR_COMP,
C2, C4 and C16 signals for communicating with MVIP buses, and the SCLK and SCLKx2 signals for
communicating with Signal Computing System Architecture SCSA buses.
The TDM module monitors both CT_C8_A and CT_C8_B signals for clock properties and failure. In every
operating mode, both the CT_C8_A and CT_C8_B signals are monitored for clock failure. There are two methods
of detecting a clock failure on the bus. Firstly, if the rising edge of the clock does not appear within
±
35 ns window
of the expected period, the clock is flagged as being invalid. Secondly, if a single frame does not contain exactly
1024 clock cycles, then the clock will fail.
The MT90503 can be configured to switch to the backup master clock (CT_C8_A or CT_C8_B), upon the detection
backup master clock when the external primary master clock source has failed. If the MT90503 switches from a
secondary master to master it will re-synchronise the TDM module with the backup clock and generate the
compatibility clocks. The MT90503 continually monitors both CT_C8_A and CT_C8_B clocks for a failure condition.
The MT90503 can be programmed to automatically switch to its backup clock in case of a failure.
The MT90503 is an H.100/H.110 master-capable device and, therefore, is able to generate both CT_C8 clocks and
CT_FRAME and compatibility signals. As long as the primary signals on the bus are valid, the MT90503 will
synchronise its output to them using a PLL. The MT90503 can also generate the CT_C8 and CT_FRAME signals
independently of the PLL, using the local 16 MHz clock. In this case, the output signals have no phase relation with
those present on the bus.
When the TDM bus interface module has written the received data to the circular buffers, it increments the
Time-Slot Memory Pointer that is sent to the TX_SAR.
4.2.3 TDM Datapath
When writing to the external data memory, no return value is expected. However, when reading data, a return value,
upon storing the data into an RX TSST, is expected and is required to be written back to the structure memory. The
underrun count, which may or may not have been updated, is always written back along with all the other bits of the
second word.
When the data is received at the time slot memory, it is sent via the TDM datapath to the external data memory.
According to which time slot is currently being used, the TDM control structures are read.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90520 | 8-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90520AG | 8-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT9072 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT9072AB | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT9072AV | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90520 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:8-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90520AG | 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays |
| MT90520AG2 | 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays |
| MT90528 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90528AG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。