參數(shù)資料
型號(hào): MT90503AG
廠商: ZARLINK SEMICONDUCTOR INC
元件分類: 數(shù)字傳輸電路
英文描述: CLIP, STRAIN RELIEF, 50WAY; For use with:820 Series Tripolarized Wiremount Sockets; Ways, No. of:50; Material:Metal; Connector type:Strain Relief RoHS Compliant: Yes
中文描述: ATM SEGMENTATION AND REASSEMBLY DEVICE, PBGA503
封裝: 40 X 40 MM, 2.33 MM HEIGHT, PLASTIC, MS-034, BGA-503
文件頁數(shù): 46/233頁
文件大?。?/td> 1341K
代理商: MT90503AG
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當(dāng)前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁
MT90503
Data Sheet
46
Zarlink Semiconductor Inc.
23. Subsequently, each time that a byte is written to the circular buffer, the offset field is read, and an offset is
established between the internal TDM pointer and the pointer that will be used.
Figure 12 - TDM Channel Association: RX Channels (CAS mode)
The channel association structure for multiframe channels is slightly different, with only one bit being positioned
differently in the structure. While the circular buffer address and size field is still present and functions in the same
way, the mode bits are coded in the same way as they are in the transmit structure for multiframe channels. “0100”
is E1, “0110” is T1, and toggling the lowest bit of either of the numbers indicates that the FASTCAS method of
transmitting the data and CAS bytes are employed.
Four new fields are added to allow for CAS management on the RX side with multiframing:
Last RX CAS value that indicates the previous CAS bits received on ATM
The CAS monitor bit indicates if a change in the value of CAS is to be reported by the module
Man RX CAS is the value of CAS that can be inserted in the place of the one received. This value is only
used if the ME bit is set
ME bit Manual CAS insert
b8
b9
b10
b11
b12
TX/RX Circular Buffer Address and Size
b13
b14
b15
+0
b0
OE
b1
b2
b3
b4
b5
b6
b7
+2
Reserved
Mode
TX/RX Circular Buffer Address and Size
: Address and size of the circular buffer in the data memory
from which data bytes will be
read
: Voice Stream Output Enable. This bit, when set, enables the driving of the Voice Data on the even
stream.
Mode
: Channel Mode of operation.
“0100”=E1 Strict Multiframing;
“0101”=E1 FASTCAS;
“0110”=T1 Strict Multiframing;
“0111”=T1 FASTCAS;
others=Reserved.
C
: Cut VC Status Enable. When ‘0’, the
UR Count
field is freerunning(256 consecutive underruns will
be cosidered as a Cut VC). When ‘1’, the
UR Count
field is used as a consecutive underrun indicator
th t
U
: Underrun Status Enable. When this bit is set and an underrun is detected, the status counters and
bits will report this
event
: CAS Underrun Enable. When this bit is set and an CAS underrun is detected, the status counters
and bits will report this
UR Count
: 8 bit underrun count. When the
C
bit is cleared, acts as a freerunning underrun error counter.
When the
C
bit is set, it is used as a cut VC detector. In this mode, the counter is cleared each time a
valid byte is received. It increments (to a maximum of FFh) each time a byte underrun is detected. When
a transition from FEh to FFh occurs, the Cut VC status register, counter and id fields are updated. Must
be initialized to FFh by software before enabling VC when
C
bit is set. Must be initialized to 00h by
software
before enabling VC when
C
bit is cleared.
CM
: CAS Monitor. When ‘1’, any change in RX CAS value will be reported to the CPU. When an
underrun occurs, a CAS change will never be reported.
CO
: CAS Output Enable. This bit, when set, enables the driving of the CAS value out on the associated
odd TDM steam.
Last RX CAS
: This is the value of the last RX CAS sent on the TDM bus. This value is not written if an
underrun has occured for this CAS value,
ME
: Manual CAS Insert. When ‘1’, the
Man RX CAS
is sent instead of the CAS contained in the
l
memt
Man RX CAS
: CAS Value that is sent onto the TDM bus if
ME
= ‘1’.
1
UR Count
U
C
+4
+6
CU
CM
Last RX CAS
Man RX CAS ME
0
0
CO
相關(guān)PDF資料
PDF描述
MT90520 8-Port Primary Rate Circuit Emulation AAL1 SAR
MT90520AG 8-Port Primary Rate Circuit Emulation AAL1 SAR
MT9072 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
MT9072AB Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
MT9072AV Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT90520 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:8-Port Primary Rate Circuit Emulation AAL1 SAR
MT90520AG 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays
MT90520AG2 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays
MT90528 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR
MT90528AG 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR