- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67761 > M34559G6FP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP52 PDF資料下載
參數(shù)資料
| 型號(hào)： | M34559G6FP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP52 |
| 封裝： | 10 X 10 MM, 0.65 MM PITCH, PLASTIC, LQFP-52 |
| 文件頁(yè)數(shù)： | 66/93頁(yè) |
| 文件大?。?/td> | 1810K |
| 代理商： | M34559G6FP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)當(dāng)前第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)
CLRC663
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Preliminary data sheet
COMPANY PUBLIC
Rev. 3.1 — 26 September 2011
171131
74 of 126
NXP Semiconductors
CLRC663
Contactless reader IC
10.4.6 7-BIT ADDRESSING
During the I2C-bus addressing procedure, the first byte after the START condition is used
to determine which slave will be selected by the master.
As an exception several address numbers are reserved. During device configuration, the
designer has to ensure, that no collision with these reserved addresses is possible. Check
the corresponding I2C specification for a complete list of reserved addresses.
For all CLRC663 devices the upper 5 bits of the device bus address are reserved by NXP
and set to 01010(bin). The remaining 2 bits (ADR_2, ADR_1) of the slave address can
freely configured by the customer in order to prevent collisions with other I2C devices by
register. (Refer to Table 227).
Fig 19. Acknowledge on the I2C- bus
Fig 20. Data transfer on the I2C- bus
001aam302
clock pulse for
acknowledgement
1
SCL FROM
MASTER
DATA OUTPUT
BY RECEIVERER
DATA OUTPUT
BY TRANSMITTER
28
9
acknowledge
START
condition
S
not acknowledge
001aam303
MSB
acknowledgement
signal from slave
acknowledgement
signal from receiver
clock line held low while
interrupts are serviced
byte complete,
interrupt within slave
1
27
8
9
1
2
9
ACK
3 - 8
Sr
or
P
Sr
S
or
Sr
Fig 21. First byte following the START procedure
001aam304
Bit 6
Bit 5
Bit 4
slave address
Bit 3
Bit 2
Bit 1
Bit 0
R/W
MSB
LSB
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M34571GD-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO24 |
| M34571G6-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO24 |
| M34571GDFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO24 |
| M34571G4FP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO24 |
| M34571G6FP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M34559G6-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M3455AG8FP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M3455AG8-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M3455AGCFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M3455AGC-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。