- 您現在的位置：買賣IC網 > PDF目錄67761 > M34559G6FP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP52 PDF資料下載
參數資料
| 型號： | M34559G6FP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP52 |
| 封裝： | 10 X 10 MM, 0.65 MM PITCH, PLASTIC, LQFP-52 |
| 文件頁數： | 64/93頁 |
| 文件大?。?/td> | 1810K |
| 代理商： | M34559G6FP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁當前第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁
CLRC663
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Preliminary data sheet
COMPANY PUBLIC
Rev. 3.1 — 26 September 2011
171131
72 of 126
NXP Semiconductors
CLRC663
Contactless reader IC
interface can only act in Slave mode. Therefore no clock generation and access
arbitration is implemented in the CLRC663. High speed mode is not supported by the
CLRC663
10.4.1 General
The implemented interface is compatible to the “I2C-bus specification version 3.0, June
2007”. The CLRC663 can act as a slave receiver or slave transmitter in Standard mode,
Fast mode and Fast Mode Plus.
SDA is a bidirectional line, connected to a positive supply voltage via a pull-up resistor.
Both lines SDA and SCL are set to HIGH level if no data is transmitted. The CLRC663 has
a tri-state output stage to perform the wired-AND function. Data on the I2C-bus can be
transferred at data rates of up to 400 kbit/s in Fast mode, up to 1 Mbit/s in the Fast Mode
Plus.
If the I2C interface is selected, a spike suppression according to the I2C interface
specification on SCL and SDA is activated.
For timing requirements refer to Table 244 “I2C-bus timing in Fast mode and Fast mode
10.4.2 Data validity
Data on the SDA line shall be stable during the HIGH period of the clock. The HIGH or
LOW state of the data line shall only change when the clock signal on SCL is LOW.
10.4.3 START and STOP conditions
To handle the data transfer on the I2C-bus, unique START (S) and STOP (P) conditions
are defined.
A START condition is defined with a HIGH-to-LOW transition on the SDA line while SCL is
HIGH.
Fig 16. I2C-bus interface
001aam000
CLRC663
SDA
SCL
PULL-UP
NETWORK
PULL-UP
NETWORK
MICROCONTROLLER
Fig 17. Bit transfer on the I2C-bus.
001aam300
data line stable;
data valid
change
of data
allowed
SDA
SCL
相關PDF資料 |
PDF描述 |
|---|---|
| M34571GD-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO24 |
| M34571G6-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO24 |
| M34571GDFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO24 |
| M34571G4FP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO24 |
| M34571G6FP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO24 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| M34559G6-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M3455AG8FP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M3455AG8-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M3455AGCFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M3455AGC-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復。