![](http://datasheet.mmic.net.cn/110000/M32186F8VFP_datasheet_3496152/M32186F8VFP_812.png)
EXTERNAL BUS INTERFACE
17
17-2
32185/32186 Group Hardware Manual
Rev.1.10 REJ09B0235-0110 May 15, 07
17.1 Outline of External Bus Interface
17.1.1 External Bus Interface Related Signals
The 32185/32186 has the external bus interface related signals described below. These signals can be used in
external extension and processor modes. Furthermore, a dedicated power supply for the bus control pins (bus
power supply: VCC-BUS) is included. When used separately from other power supplies, it allows external
devices operating with other than the main power supply voltage to be connected.
The symbol “#” suffixed to the signal names (or pin names) means that the signals (or pins) are active-low.
(1) Address
The 32185/32186 outputs a 22-bit address (A9–A30) for addressing any location in a 8-Mbyte space. The
least significant A31 is not output.
Note: During external extension mode, these pins are switched for port upon exiting reset. Their pin func-
tions must be set for address output using the corresponding Port Operation Mode Register as
necessary.
(2) Chip Select (CS0#–CS3#)
The CS0#–CS3# signals are output for external extension areas divided in 8-Mbyte units. The CS0# signal
points to a 8-Mbyte area during processor mode or a 7-Mbyte area during external extension mode. (For
details, see Chapter 3, “Address Space.”)
Note: During external extension mode, these pins are switched for port upon exiting reset. Their pin
functions must be set for chip select using the corresponding Port Operation Mode Register as
necessary.
(3) Read Strobe (RD#)
Output during an external read cycle, this signal indicates the timing at which to read data from the bus. This
signal is driven "H" when writing to the bus or accessing the internal area.
(4) Byte High Write/Byte High Enable (BHW#/BHE#)
The pin function changes depending on the Bus Mode Control Register (BUSMODC).
When BUSMOD = "0" and this signal is Byte High Write (BHW#), during external write access it indicates
that the upper byte (DB0–DB7) of the data bus is the valid data transferred. During external read and when
accessing the internal area it outputs "H."
When BUSMOD = "1" and this signal is Byte High Enable (BHE#), during external access (for read or write)
it indicates that the upper byte (DB0–DB7) of the data bus is the valid data transferred. When accessing the
internal area it outputs "H."
(5) Byte Low Write/Byte Low Enable (BLW#/BLE#)
The pin function changes depending on the Bus Mode Control Register (BUSMODC).
When BUSMOD = "0" and this signal is Byte Low Write (BLW#), during external write access it indicates that
the lower byte (DB8–DB15) of the data bus is the valid data transferred. During external read and when
accessing the internal area it outputs "H."
When BUSMOD = "1" and this signal is Byte Low Enable (BLE#), during external access (for read or write)
it indicates that the lower byte (DB8–DB15) of the data bus is the valid data transferred. When accessing the
internal area it outputs "H."
17.1 Outline of External Bus Interface