![](http://datasheet.mmic.net.cn/110000/M32186F8VFP_datasheet_3496152/M32186F8VFP_426.png)
MULTIJUNCTION TIMERS
10
10-130
32185/32186 Group Hardware Manual
Rev.1.10 REJ09B0235-0110 May 15, 07
10.6.2 Outline of TML Operation
In TML, the timer starts counting upon deassertion of the reset input signal. The counter included in the timer is
a 32-bit up-counter, where when a measure event signal is entered from an external device, the counter value
at that point in time is stored in each 32-bit measure register.
When the reset input signal is deasserted, the counter starts operating with a BCLK/4 clock, and cannot be
stopped once it has started. The counter is idle only when the microcomputer remains reset.
A TIN interrupt request can be generated by external measure signal input. However, no TML counter overflow
interrupts are available.
10.6.3 TML Related Register Map
Shown below is a TML related register map.
TML Related Register Map
Address
+0 address
+1 address
See pages
b0
b7 b8
b15
H'0080 03E0
TML0 Counter
(Upper)
10-132
(TML0CT)
(TML0CTH)
H'0080 03E2
(Lower)
(TML0CTL)
(Use inhibited area)
H'0080 03EA
(Use inhibited area)
TML0 Control Register
10-131
(TML0CR)
(Use inhibited area)
H'0080 03F0
TML0 Measure 3 Register
(Upper)
10-132
(TML0MR3)
(TML0MR3H)
H'0080 03F2
(Lower)
(TML0MR3L)
H'0080 03F4
TML0 Measure 2 Register
(Upper)
10-132
(TML0MR2)
(TML0MR2H)
H'0080 03F6
(Lower)
(TML0MR2L)
H'0080 03F8
TML0 Measure 1 Register
(Upper)
10-132
(TML0MR1)
(TML0MR1H)
H'0080 03FA
(Lower)
(TML0MR1L)
H'0080 03FC
TML0 Measure 0 Register
(Upper)
10-132
(TML0MR0)
(TML0MR0H)
H'0080 03FE
(Lower)
(TML0MR0L)
H'0080 0FE0
TML1 Counter
(Upper)
10-132
(TML1CT)
(TML1CTH)
H'0080 0FE2
(Lower)
(TML1CTL)
(Use inhibited area)
H'0080 0FEA
(Use inhibited area)
TML1 Control Register
10-131
(TML1CR)
(Use inhibited area)
H'0080 0FF0
TML1 Measure 3 Register
(Upper)
10-132
(TML1MR3)
(TML1MR3H)
H'0080 0FF2
(Lower)
(TML1MR3L)
H'0080 0FF4
TML1 Measure 2 Register
(Upper)
10-132
(TML1MR2)
(TML1MR2H)
H'0080 0FF6
(Lower)
(TML1MR2L)
H'0080 0FF8
TML1 Measure 1 Register
(Upper)
10-132
(TML1MR1)
(TML1MR1H)
H'0080 0FFA
(Lower)
(TML1MR1L)
H'0080 0FFC
TML1 Measure 0 Register
(Upper)
10-132
(TML1MR0)
(TML1MR0H)
H'0080 0FFE
(Lower)
(TML1MR0L)
|
10.6 TML (Input-Related 32-Bit Timer)