![](http://datasheet.mmic.net.cn/110000/M32186F8VFP_datasheet_3496152/M32186F8VFP_558.png)
SERIAL INTERFACE
12
12-10
32185/32186 Group Hardware Manual
Rev.1.10 REJ09B0235-0110 May 15, 07
SIO03 Interrupt Request Mask Register (SI03MASK)
<Address: H’0080 0101>
9
10
11
12
13
14
b15
b8
T0MASK R0MASK T1MASK R1MASK T2MASK R2MASK T3MASK R3MASK
00000000
<Upon exiting reset: H’00>
b
Bit Name
Function
R
W
8
T0MASK
0: Mask (disable) interrupt request
R
W
SIO0 transmit interrupt request enable bit
1: Enable interrupt request
9
R0MASK
0: Mask (disable) interrupt request
R
W
SIO0 receive interrupt request enable bit
1: Enable interrupt request
10
T1MASK
0: Mask (disable) interrupt request
R
W
SIO1 transmit interrupt request enable bit
1: Enable interrupt request
11
R1MASK
0: Mask (disable) interrupt request
R
W
SIO1 receive interrupt request enable bit
1: Enable interrupt request
12
T2MASK
0: Mask (disable) interrupt request
R
W
SIO2 transmit interrupt request enable bit
1: Enable interrupt request
13
R2MASK
0: Mask (disable) interrupt request
R
W
SIO2 receive interrupt request enable bit
1: Enable interrupt request
14
T3MASK
0: Mask (disable) interrupt request
R
W
SIO3 transmit interrupt request enable bit
1: Enable interrupt request
15
R3MASK
0: Mask (disable) interrupt request
R
W
SIO3 receive interrupt request enable bit
1: Enable interrupt request
SIO45 Interrupt Request Mask Register (SI45MASK)
<Address: H’0080 0A01>
9
10
11
12
13
14
b15
b8
T4MASK
R5MASK
T5MASK
R4MASK
00000000
<Upon exiting reset: H’00>
b
Bit Name
Function
R
W
8
T4MASK
0: Mask (disable) interrupt request
R
W
SIO4 transmit interrupt request enable bit
1: Enable interrupt request
9
R4MASK
0: Mask (disable) interrupt request
R
W
SIO4 receive interrupt request enable bit
1: Enable interrupt request
10
T5MASK
0: Mask (disable) interrupt request
R
W
SIO5 transmit interrupt request enable bit
1: Enable interrupt request
11
R5MASK
0: Mask (disable) interrupt request
R
W
SIO5 receive interrupt request enable bit
1: Enable interrupt request
12–15
No function assigned. Fix to "0."
00
These registers enable or disable the interrupt requests generated by each SIO. Interrupt requests from
any SIO are enabled by setting its corresponding interrupt request enable bit to "1."
12.2 Serial Interface Related Registers