- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360999 > ISP1583BS (NXP SEMICONDUCTORS) Hi-Speed Universal Serial Bus peripheral controller PDF資料下載
參數(shù)資料
| 型號： | ISP1583BS |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 總線控制器 |
| 英文描述： | Hi-Speed Universal Serial Bus peripheral controller |
| 中文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQCC64 |
| 封裝： | 9 X 9 MM, 0.85 MM HEIGHT, LEAD FREE, PLASTIC, MO-220, SOT-804-1, HVQFN-64 |
| 文件頁數(shù)： | 38/87頁 |
| 文件大?。?/td> | 420K |
| 代理商： | ISP1583BS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁
Philips Semiconductors
ISP1583
Hi-Speed USB peripheral controller
Product data
Rev. 03 — 12 July 2004
38 of 87
9397 750 13461
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
9.3.3
Data Port register (address: 20h)
This 2-byte register provides direct access for a microcontroller to the FIFO of the
indexed endpoint. The bit allocation is shown in
Table 36
.
Peripheral-to-host (IN endpoint):
After each write action, an internal counter is auto
incremented (by two for a 16-bit access, by one for an 8-bit access) to the next
location in the TX FIFO. When all bytes have been written (FIFO byte
count = endpoint MaxPacketSize), the buffer is automatically validated. The data
packet will then be sent on the next IN token. When it is necessary to validate the
endpoint whose byte count is less than MaxPacketSize, it can be done using the
Control Function register (bit VENDP).
Host-to-peripheral (OUT endpoint)
: After each read action, an internal counter is
auto decremented (by two for a 16-bit access, by one for an 8-bit access) to the next
location in the RX FIFO. When all bytes have been read, the buffer contents are
automatically cleared. A new data packet can then be received on the next OUT
token. The buffer contents can also be cleared through the Control Function register
(bit CLBUF), when it is necessary to forcefully clear the contents.
Table 35:
Bit
7 to 5 -
4
Control Function register: bit description
Symbol Description
reserved.
CLBUF
Clear Buffer:
Logic 1 clears the RX buffer of the indexed endpoint; the TX
buffer is not affected. The RX buffer is automatically cleared once the
endpoint is completely read. This bit is set only when it is necessary to
forcefully clear the buffer.
VENDP
Validate Endpoint:
Logic 1 validates the data in the TX FIFO of an IN
endpoint for sending on the next IN token. In general, the endpoint is
automatically validated when its FIFO byte count has reached the endpoint
MaxPacketSize. This bit is set only when it is necessary to validate the
endpoint with the FIFO byte count which is below the Endpoint
MaxPacketSize.
DSEN
Data Stage Enable
: This bit controls the response of the ISP1583 to a
control transfer. When this bit is set, the ISP1583 goes to the data stage;
otherwise, the ISP1583 will NAK the data stage transfer until the firmware
explicitly responds to the setup command.
STATUS
Status Acknowledge:
Only applicable for control IN/OUT.
This bit controls the generation of ACK or NAK during the status stage of a
SETUP transfer. It is automatically cleared when the status stage is
completed, or when a SETUP token is received. No interrupt signal will be
generated.
3
2
1
0 —
Sends NAK
1 —
Sends an empty packet following the IN token (host-to-peripheral) or
ACK following the OUT token (peripheral-to-host).
Stall Endpoint
: Logic 1 stalls the indexed endpoint. This bit is not
applicable for isochronous transfers.
Remark:
‘Stall’ing a data endpoint will confuse the Data Toggle bit about
the stalled endpoint because the internal logic picks up from where it is
stalled. Therefore, the Data Toggle bit must be reset by disabling and
re-enabling the corresponding endpoint (by setting bit ENABLE to logic 0 or
logic 1 in the Endpoint Type register) to reset the PID.
0
STALL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISP1760BE | Hi-Speed Universal Serial Bus host controller for embedded applications |
| ISP1760 | Hi-Speed Universal Serial Bus host controller for embedded applications |
| ISP1761 | Hi-Speed Universal Serial Bus On-The-Go controller |
| ISP1761BE | Hi-Speed Universal Serial Bus On-The-Go controller |
| ISP1761ET | Hi-Speed Universal Serial Bus On-The-Go controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISP1583BS,518 | 功能描述:USB 接口集成電路 USB PERIPH CNTRLR RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1583BS,551 | 功能描述:USB 接口集成電路 HI-SPEED USB2 DEVICE RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1583BS,557 | 功能描述:USB 接口集成電路 DO NOT USE ORDER -S OR -T PART RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1583BS518 | 制造商:ST-Ericsson 功能描述:CONTROLLER USB PERIPHERAL 64HVQFN |
| ISP1583BSGA | 功能描述:IC USB CTRL HI-SPEED 64HVQFN RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。