- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67723 > ISP1362EE,551 (NXP SEMICONDUCTORS) UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 PDF資料下載
參數(shù)資料
| 型號： | ISP1362EE,551 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 總線控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 |
| 封裝： | 6 X 6 MM, 0.80 HEIGHT, PLASTIC, MO-195, SOT-543-1, TFBGA-64 |
| 文件頁數(shù)： | 79/152頁 |
| 文件大?。?/td> | 677K |
| 代理商： | ISP1362EE,551 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁當(dāng)前第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁
ISP1362_5
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 05 — 8 May 2007
32 of 152
NXP Semiconductors
ISP1362
Single-chip USB OTG Controller
If the B-device wants to start a session, it must initiate SRP by ‘data line pulsing’ and
‘VBUS pulsing’. When the A-device detects any of these SRP events, it turns on its VBUS
(note that only the A-device is allowed to drive VBUS). The B-device assumes the role of a
peripheral, and the A-device assumes the role of a host. The A-device detects that the
B-device can support HNP by getting the OTG descriptor from the B-device. The A-device
will then enable the HNP hand-off by using SetFeature (b_hnp_enable) and then go into
the ‘suspend’ state. The B-device signals claiming the host role by de-asserting its pull-up
resistor. The A-device acknowledges by going into the peripheral state. The B-device then
assumes the role of a host and communicates with the A-device as long as it wishes.
When the B-device nishes communicating with the A-device, both the devices nally go
10.3 Session Request Protocol (SRP)
As a dual-role device, the ISP1362 can initiate and respond to SRP. The B-device initiates
SRP by data line pulsing, followed by VBUS pulsing. The A-device can detect either data
line pulsing or VBUS pulsing.
10.3.1 B-device initiating SRP
The ISP1362 can initiate SRP by performing the following steps:
1. Detect initial conditions [read ID_REG, B_SESS_END and SE0_2MS (bits 0, 2 and 9)
of the OtgStatus register].
2. Start data line pulsing [set LOC_CONN (bit 4) of the OtgControl register to logic 1].
3. Wait for 5 ms to 10 ms.
4. Stop data line pulsing [set LOC_CONN (bit 4) of the OtgControl register to logic 0].
5. Start VBUS pulsing [set CHRG_VBUS (bit 1) of the OtgControl register to logic 1].
6. Wait for 10 ms to 20 ms.
7. Stop VBUS pulsing [set CHRG_VBUS (bit 1) of the OtgControl register to logic 0].
8. Discharge VBUS for about 30 ms [by using DISCHRG_VBUS (bit 2) of the OtgControl
register], optional.
The B-device must complete both data line pulsing and VBUS pulsing within 100 ms.
10.3.2 A-device responding to SRP
The A-device must be able to respond to one of the two SRP events: data line pulsing or
VBUS pulsing. The ISP1362 allows you to choose which SRP to support and has a
mechanism to disable or enable the SRP detection. This is useful for some applications
under certain cases. For example, if the A-device battery is low, it may not want to turn on
its VBUS by detecting SRP. In this case, it may choose to disable the SRP detection
function.
When the data line SRP detection is used, the ISP1362 can detect either the DP pulsing
or the DM pulsing. This means a peripheral-only device can initiate data line pulsing SRP
through DP (full-speed) or DM (low-speed). A dual-role device will always initiate data line
pulsing SRP through DP because it is a full-speed device.
Steps to enable the SRP detection by VBUS pulsing:
– Set A_SEL_SRP (bit 9) of the OtgControl register to logic 0.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISP1520BD,557 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 |
| ISP1520BD,557 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 |
| ISP1561BM,557 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP128 |
| ISP1561BM,557 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP128 |
| ISP1563BM | UNIVERSAL SERIAL BUS CONTROLLER, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISP1362EE-S | 功能描述:IC USB CTRL SNGL CHIP 64TFBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| ISP1362EE-T | 功能描述:USB 接口集成電路 USB OTG HOST RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1362EEUM | 功能描述:IC USB OTG CONTROLLER 64-TFBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| ISP1362PCI/DOSOTG | 制造商:NXP Semiconductors 功能描述: |
| ISP1501 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Hi-Speed Universal Serial Bus peripheral transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。