參數(shù)資料
型號: ISP1362EE,551
廠商: NXP SEMICONDUCTORS
元件分類: 總線控制器
英文描述: UNIVERSAL SERIAL BUS CONTROLLER, PBGA64
封裝: 6 X 6 MM, 0.80 HEIGHT, PLASTIC, MO-195, SOT-543-1, TFBGA-64
文件頁數(shù): 138/152頁
文件大?。?/td> 677K
代理商: ISP1362EE,551
ISP1362_5
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 05 — 8 May 2007
86 of 152
NXP Semiconductors
ISP1362
Single-chip USB OTG Controller
16
CSC
ConnectStatusChange: This bit is set whenever a connect or
disconnect event occurs. The HCD writes logic 1 to clear this bit.
Writing logic 0 has no effect. If CurrentConnectStatus (CCS) is cleared
when a SetPortReset, SetPortEnable or SetPortSuspend write occurs,
this bit is set to force the driver to re-evaluate the connection status
because these writes should not occur if the port is disconnected.
0 — no change in CurrentConnectStatus (CCS)
1 — change in CurrentConnectStatus (CCS)
Remark: If the DeviceRemovable[NDP] bit is set, this bit is set only
after a root hub reset to inform the system that the device is attached.
15 to 10
-
reserved
9
LSDA
On read LowSpeedDeviceAttached: This bit indicates the speed of
the device attached to this port. When set, a low-speed device is
attached to this port. When cleared, a full-speed device is attached to
this port. This eld is valid only when CurrentConnectStatus (CCS) is
set.
0 — full-speed device attached
1 — low-speed device attached
On write ClearPortPower: The HCD clears the PortPowerStatus
(PPS) bit by writing logic 1 to this bit. Writing logic 0 has no effect.
8
PPS
On read PortPowerStatus: This bit reects the port power status,
regardless of the type of power switching implemented. This bit is
cleared if an overcurrent condition is detected. The HCD sets this bit
by writing SetPortPower or SetGlobalPower. The HCD clears this bit
by writing ClearPortPower or ClearGlobalPower. PowerSwitchingMode
(PCM) and PortPowerControlMask[NDP] (PPCM[NDP]) determine
which power control switches are enabled. In global switching mode
(PowerSwitchingMode = 0), only the Set/ClearGlobalPower command
controls this bit. In the per-port power switching
(PowerSwitchingMode = 1), if the PortPowerControlMask[NDP]
(PPCM[NDP]) bit for the port is set, only Set/ClearPortPower
commands are enabled. If the mask is not set, only
Set/ClearGlobalPower commands are enabled. When port power is
disabled, CurrentConnectStatus (CCS), PortEnableStatus (PES),
PortSuspendStatus (PSS) and PortResetStatus (PRS) should be
reset.
0 — port power is off
1 — port power is on
On write SetPortPower: The HCD writes logic 1 to set the
PortPowerStatus (PPS) bit. Writing logic 0 has no effect.
Remark: This bit always reads logic 1 if power switching is not
supported.
7 to 5
-
reserved
Table 62.
HcRhPortStatus[1:2] register: bit description …continued
Bit
Symbol
Description
相關(guān)PDF資料
PDF描述
ISP1520BD,557 UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
ISP1520BD,557 UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
ISP1561BM,557 UNIVERSAL SERIAL BUS CONTROLLER, PQFP128
ISP1561BM,557 UNIVERSAL SERIAL BUS CONTROLLER, PQFP128
ISP1563BM UNIVERSAL SERIAL BUS CONTROLLER, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISP1362EE-S 功能描述:IC USB CTRL SNGL CHIP 64TFBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
ISP1362EE-T 功能描述:USB 接口集成電路 USB OTG HOST RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1362EEUM 功能描述:IC USB OTG CONTROLLER 64-TFBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
ISP1362PCI/DOSOTG 制造商:NXP Semiconductors 功能描述:
ISP1501 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Hi-Speed Universal Serial Bus peripheral transceiver