- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄377495 > Intel Celeron Processor (Intel Corp.) Intel Celeron Processor Mobile Module MMC-2 at 400 MHz, 366 MHz, 333 MHz, and 300 MHz(工作頻率400,366,333,300和266兆赫茲帶移動(dòng)模塊和連接器2處理器) PDF資料下載
參數(shù)資料
| 型號(hào)： | Intel Celeron Processor |
| 廠商： | Intel Corp. |
| 英文描述： | Intel Celeron Processor Mobile Module MMC-2 at 400 MHz, 366 MHz, 333 MHz, and 300 MHz(工作頻率400,366,333,300和266兆赫茲帶移動(dòng)模塊和連接器2處理器) |
| 中文描述： | 英特爾賽揚(yáng)處理器的移動(dòng)模塊絲裂霉素在400兆赫，366兆赫，333兆赫和300兆赫2（工作頻率400366333300和266兆赫茲帶移動(dòng)模塊和連接器2處理器） |
| 文件頁(yè)數(shù)： | 31/47頁(yè) |
| 文件大?。?/td> | 414K |
| 代理商： | INTEL CELERON PROCESSOR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)當(dāng)前第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)
Intel
a
Celeron
Processor Mobile Module MMC-2
at 400 MHz, 366 MHz, 333 MHz, and 300 MHz
31
4.7.2.1
Voltage Signal Definition and Sequencing
Table 21. Voltage Signal Definitions and Sequences
Source
Signal
Definitions and Sequences
V_DC
System Electronics
V_DC is required to be between 5V and 21V DC and is driven by the
system electronics’ power supply. V_DC powers the module’s DC-to-DC
converter for the processor core and I/O voltages. The module cannot be
hot inserted or removed while V_DC is powered on.
V_3
System Electronics
V_3 is supplied by the system electronics for the 82433BX.
V_5
System Electronics
V_5 is supplied by the system electronics for the 82433BX’s 5.0-V reference
voltage and the module’s voltage regulator.
VR_ON
System Electronics
VR_ON is a 3.3-V (5V tolerant) signal that enables the module’s voltage
regulator circuit. When driven active high the voltage regulator circuit is
activated. The signal driving VR_ON should be a digital signal with a rise
and fall time of less than or equal to 1
μ
s.
(VIL (max)=0.4V, VIH
(min)=3.0V.)
V_CORE (also a
host bus GTL+
termination
voltage VTT)
Module
A result of VR_ON being asserted, V_CORE is an output of the DC-DC
regulator on the module and is driven to the core voltage of the processor. It
is also used as the host bus GTL+ termination voltage, known as VTT.
VR_PWRGD
Module
Upon sampling the voltage level of V_CORE (minus tolerances for ripple),
VR_PWRGD is driven active high. If VR_PWRGD is not sampled active
within 1 second of the assertion of VR_ON, then the system electronics
should deassert VR_ON. After V_CORE is stabilized, VR_PWRGD will
assert to logic high (3.3V). This signal
must not be pulled up
by the system
electronics. VR_PWRGD should be “ANDed” with V_3s to generate the
PIIX4E/M input signal, PWROK. The system electronics should monitor
VR_PWRGD to verify it is asserted high prior to the active high assertion
of PIIX4E/M PWROK.
V_CPUPU
Module
V_CPUPU is 2.5V. The system electronics uses this voltage to power the
PIIX4E/M-to-processor interface circuitry.
V_CLK
Module
V_CLK is 2.5V. The system electronics uses this voltage to power the
HCLK[0:1] drivers for the processor clock.
The following list provides additional specifications and clarifications of the power sequence timing and Figure 5
provides an illustration.
1.
The VR_ON signal
may only be
asserted to a logical high by a digital signal
after
V_DC
≥
4.7 volts, V_5
≥
4.5
volts, and V_3
≥
3.0 volts.
The Rise Time and Fall Time of VR_ON
must
be less than or equal to
1 microsecond
when it goes through its Vil
to Vih.
VR_ON has its Vil (max) = +0.4 volts and Vih (min) = +3.0 volts.
The VR_PWRGD will get asserted to logic high (3.3 volts) after V_CORE is stabilized and V_DC reaches 5.0
volts. This signal should not and can not be pulled up by the system electronics.
In the power-on process, Intel recommends to raise the higher voltage power plane first (V_DC), followed by the
lower power planes (V_5, V_3), and finally assert VR_ON after above voltage levels are met on all rails. The
power-off process should be the reverse process, i.e. VR_ON gets deasserted, followed by the lower power
planes, and finally the higher power planes.
VR_ON must monotonically rise through its Vil to Vih and fall through its Vih to Vil points. The sign of slope can
not change between Vil and Vih in rising and Vih and Vil in falling.
VR_ON must provide an instantaneous in-rush current to the module with the following values as listed in Table
22.
2.
3.
4.
5.
6.
7.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| intel i387 | Military I387 Math Coprocessor(軍用I387數(shù)學(xué)協(xié)處理器) |
| intel M80C186 | CHMOS High Integration 16-Bit Microprocessor(CHMOS 高集成16位微處理器) |
| intel Pentium CPU | 32 Bit CPU With MMX Technology and Mobile Module(32位帶MMX和移動(dòng)模塊處理器) |
| intel Pentium II processor | Pentium II Processor Mobile Module(帶移動(dòng)模塊奔II處理器) |
| INTEL386 CXSA | 5-V 32-Bit Fully Static Embedded Microprocessor(5V，32位完全靜態(tài)嵌入式微處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| INTELLIGENT CHARGER + 4AA | 制造商:Energizer 功能描述:Bulk |
| INTELLI-INCH-LR-STARTER K | 制造商:ALL MOTION 功能描述:Intelli-Inch Stepper & Controller Starter Kit |
| INTELLIPANEL | 制造商:GJD 功能描述:EXTENSION LEAD 8GANG INTELLIPANEL 制造商:GJD 功能描述:EXTENSION LEAD, 8GANG, INTELLIPANEL |
| INTELLIPLUG | 制造商:GLOBAL COMMUNICATIONS 功能描述:ADAPTOR 3WAY INTELLIPLUG |
| INTELLIPROBE 100 | 制造商:Fluke Networks 功能描述:TONE + PROBE KIT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。
