參數資料
型號: Intel Celeron Processor
廠商: Intel Corp.
英文描述: Intel Celeron Processor Mobile Module MMC-2 at 400 MHz, 366 MHz, 333 MHz, and 300 MHz(工作頻率400,366,333,300和266兆赫茲帶移動模塊和連接器2處理器)
中文描述: 英特爾賽揚處理器的移動模塊絲裂霉素在400兆赫,366兆赫,333兆赫和300兆赫2(工作頻率400366333300和266兆赫茲帶移動模塊和連接器2處理器)
文件頁數: 11/47頁
文件大?。?/td> 414K
代理商: INTEL CELERON PROCESSOR
Intel
a
Celeron
Processor Mobile Module MMC-2
at 400 MHz, 366 MHz, 333 MHz, and 300 MHz
11
3.1.4
PCI (58 Signals)
Table 4 lists the PCI interface signals.
Table 4. PCI Signal Descriptions
Name
Type
Voltage
Description
AD[31:0]
I/O
PCI
I/O
PCI
I/O
PCI
I/O
PCI
I/O
PCI
I/O
PCI
I/O
PCI
I/O
PCI
V_3
Address/Data:
The standard PCI address and data lines. The address is driven with
FRAME# assertion and data is driven or received in the following clocks.
C/BE[3:0]#
V_3
Command/Byte Enable:
The command is driven with FRAME# assertion and byte
enables corresponding to supplied or requested data are driven on the following clocks.
FRAME#
V_3
Frame:
Assertion indicates the address phase of a PCI transfer. Negation indicates that
the cycle initiator desires one more data transfer.
DEVSEL#
V_3
Device Select:
the 82433BX Host Bridge drives this signal when a PCI initiator is
attempting to access DRAM.
DEVSEL# is asserted at medium decode time.
IRDY#
V_3
Initiator Ready:
Asserted when the initiator is ready for data transfer.
TRDY#
V_3
Target Ready:
Asserted when the target is ready for a data transfer.
STOP#
V_3
Stop:
Asserted by the target to request the master to stop the current transaction.
PLOCK#
V_3
Lock:
Indicates an exclusive bus operation and may require multiple transactions to
complete. When LOCK# is asserted, nonexclusive transactions may proceed. The
82433BX supports lock for CPU initiated cycles only. PCI initiated locked cycles are not
supported.
REQ[4:0]#
I
PCI
O
PCI
I
PCI
V_3
PCI Request:
PCI master requests for PCI.
GNT[4:0]#
V_3
PCI Grant:
Permission is given to the master to use PCI.
PHOLD#
V_3
PCI Hold:
This signal comes from the expansion bridge; it is the bridge request for PCI.
The 82433BX Host Bridge will drain the DRAM write buffers, drain the processor-to-PCI
posting buffers, and acquire the host bus before granting the request via PHLDA#. This
ensures that GAT timing is met for ISA masters.
The PHOLD# protocol has been
modified to include support for passive release.
PHLDA#
O
PCI
V_3
PCI Hold Acknowledge:
This signal is driven by the 82433BX Host Bridge to grant PCI
to the expansion bridge.
The PHLDA# protocol has been modified to include support for
passive release.
PAR
I/O
PCI
I/O
PCI
I/O D
PCI
V_3
Parity:
A single parity bit is provided over AD[31:0] and C/BE[3:0]#.
SERR#
V_3
System Error:
The 82433BX asserts this signal to indicate an error condition. Refer to
the
Intel
a
440BX AGPset Datasheet
for further information.
CLKRUN#
V_3
Clock Run:
An open-drain output and input.
The 82433BX Host Bridge requests the
central resource (PIIX4E/M) to start or maintain the PCI clock by asserting CLKRUN#.
The 82433BX Host Bridge tri-states CLKRUN# upon deassertion of Reset (since CLK is
running upon deassertion of Reset).
PCI_RST#
I
CMOS
V_3
Reset:
When asserted, this signal asynchronously resets the 82433BX Host Bridge.
The
PCI signals also tri-state, compliant with
PCI Rev 2.1 Specifications
.
相關PDF資料
PDF描述
intel i387 Military I387 Math Coprocessor(軍用I387數學協處理器)
intel M80C186 CHMOS High Integration 16-Bit Microprocessor(CHMOS 高集成16位微處理器)
intel Pentium CPU 32 Bit CPU With MMX Technology and Mobile Module(32位帶MMX和移動模塊處理器)
intel Pentium II processor Pentium II Processor Mobile Module(帶移動模塊奔II處理器)
INTEL386 CXSA 5-V 32-Bit Fully Static Embedded Microprocessor(5V,32位完全靜態(tài)嵌入式微處理器)
相關代理商/技術參數
參數描述
INTELLIGENT CHARGER + 4AA 制造商:Energizer 功能描述:Bulk
INTELLI-INCH-LR-STARTER K 制造商:ALL MOTION 功能描述:Intelli-Inch Stepper & Controller Starter Kit
INTELLIPANEL 制造商:GJD 功能描述:EXTENSION LEAD 8GANG INTELLIPANEL 制造商:GJD 功能描述:EXTENSION LEAD, 8GANG, INTELLIPANEL
INTELLIPLUG 制造商:GLOBAL COMMUNICATIONS 功能描述:ADAPTOR 3WAY INTELLIPLUG
INTELLIPROBE 100 制造商:Fluke Networks 功能描述:TONE + PROBE KIT