- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377495 > Intel Celeron Processor (Intel Corp.) Intel Celeron Processor Mobile Module MMC-2 at 400 MHz, 366 MHz, 333 MHz, and 300 MHz(工作頻率400,366,333,300和266兆赫茲帶移動(dòng)模塊和連接器2處理器) PDF資料下載
參數(shù)資料
| 型號(hào)： | Intel Celeron Processor |
| 廠商： | Intel Corp. |
| 英文描述： | Intel Celeron Processor Mobile Module MMC-2 at 400 MHz, 366 MHz, 333 MHz, and 300 MHz(工作頻率400,366,333,300和266兆赫茲帶移動(dòng)模塊和連接器2處理器) |
| 中文描述： | 英特爾賽揚(yáng)處理器的移動(dòng)模塊絲裂霉素在400兆赫，366兆赫，333兆赫和300兆赫2（工作頻率400366333300和266兆赫茲帶移動(dòng)模塊和連接器2處理器） |
| 文件頁數(shù)： | 17/47頁 |
| 文件大?。?/td> | 414K |
| 代理商： | INTEL CELERON PROCESSOR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
Intel
a
Celeron
Processor Mobile Module MMC-2
at 400 MHz, 366 MHz, 333 MHz, and 300 MHz
17
3.1.10
ITP/JTAG (9 Signals)
Table 10 lists the ITP/JTAG signals, which the system
manufacturer can use to implement a JTAG chain and an
ITP port if desired.
Table 10. ITP/JTAG Pins
Name
Type
Voltage
Description
TDO
O
V_CPUPU
JTAG Test Data Out:
Serial output port. TAP instructions and data are shifted out of the
processor from this port.
TDI
I
V_CPUPU
JTAG Test Data In:
Serial input port. TAP instructions and data are shifted into the
processor from this port.
TMS
I
V_CPUPU
JTAG Test Mode Select:
Controls the TAP controller change sequence.
TCLK
I
V_CPUPU
JTAG Test Clock:
Testability clock for clocking the JTAG boundary scan sequence.
TRST#
I
V_CPUPU
JTAG Test Reset:
Asynchronously resets the TAP controller in the processor.
FS_RESET#
O
GTL+
Processor Reset:
Processor reset status to the ITP.
VTT
O
V_CORE
GTL+ Termination Voltage:
Used by the POWERON pin on the ITP debug port to
determine when target system is on. POWERON pin is pulled up using a 1-K
resistor
to VTT.
FS_PREQ#
I
V_CPUPU
Debug Mode Request:
Driven by the ITP and makes request to enter debug mode.
FS_PRDY#
O
GTL+
Debug Mode Ready:
Driven by the processor and informs the ITP that the processor is
in debug mode.
NOTE:
DBREST# (reset target system) on the ITP debug port can be “l(fā)ogically ANDed” with VR_PWRGD TO PIIX4E/M’s PWROK.
3.1.11
Miscellaneous (82 Signals)
Table 11 lists the miscellaneous signal pins.
Table 11. Miscellaneous Pins
Name
Type
Number
Description
Module
ID[3:0]
O
CMOS
4
Module Revision ID
: These pins track the revision level of the Celeron processor
mobile module MMC-2. A 100-K pullup resistor to V_3S must be placed on the system
electronics for these signals. See Section 7.0, “Labeling Information” for more
information.
Ground
I
45
Ground.
Reserved
RSVD
33
Unallocated Reserved pins and should not be connected.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| intel i387 | Military I387 Math Coprocessor(軍用I387數(shù)學(xué)協(xié)處理器) |
| intel M80C186 | CHMOS High Integration 16-Bit Microprocessor(CHMOS 高集成16位微處理器) |
| intel Pentium CPU | 32 Bit CPU With MMX Technology and Mobile Module(32位帶MMX和移動(dòng)模塊處理器) |
| intel Pentium II processor | Pentium II Processor Mobile Module(帶移動(dòng)模塊奔II處理器) |
| INTEL386 CXSA | 5-V 32-Bit Fully Static Embedded Microprocessor(5V，32位完全靜態(tài)嵌入式微處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| INTELLIGENT CHARGER + 4AA | 制造商:Energizer 功能描述:Bulk |
| INTELLI-INCH-LR-STARTER K | 制造商:ALL MOTION 功能描述:Intelli-Inch Stepper & Controller Starter Kit |
| INTELLIPANEL | 制造商:GJD 功能描述:EXTENSION LEAD 8GANG INTELLIPANEL 制造商:GJD 功能描述:EXTENSION LEAD, 8GANG, INTELLIPANEL |
| INTELLIPLUG | 制造商:GLOBAL COMMUNICATIONS 功能描述:ADAPTOR 3WAY INTELLIPLUG |
| INTELLIPROBE 100 | 制造商:Fluke Networks 功能描述:TONE + PROBE KIT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。
