- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379205 > IBM3209K3114 (IBM Microeletronics) IBM Packet Routing Switch Serial Interface Converter(IBM封裝路線選擇開關(guān)串行接口轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM3209K3114 |
| 廠商： | IBM Microeletronics |
| 英文描述： | IBM Packet Routing Switch Serial Interface Converter(IBM封裝路線選擇開關(guān)串行接口轉(zhuǎn)換器) |
| 中文描述： | IBM的分組路由交換機(jī)串行接口轉(zhuǎn)換器（IBM的封裝路線選擇開關(guān)串行接口轉(zhuǎn)換器） |
| 文件頁數(shù)： | 45/152頁 |
| 文件大?。?/td> | 2390K |
| 代理商： | IBM3209K3114 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當(dāng)前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁
IBM3209K3114
Advance
IBM Packet Routing Switch Serial Interface Converter
prssi.01
July 12, 2000
Functional Description
Page 35 of 142
3.8.1 IBM Packet Routing Switch Serial Interface Converter Internal Clocks Description
The converter clock tree is articulated around three PLLs and the microprocessor (MP_CLK) clock. Seven
clock domains exist to clock the converter. The clock generator acts as a programmable selector. UTXCLK
and URXCLK internal clock trees are generated from several clock sources that are selected by programming
the "UCLK_source_l [1:0]" and "XY_SW_source_enb_l [1:0]" in the configuration table registers.
3.8.2 IBM Packet Routing Switch Serial Interface Converter External Traffic:
External traffic from the converter and the IBM 28.4 G Packet Routing Switch (switch) is timed using the two
edges of the clock issued from the SWITCH_X_PLL or the SWITCH_Y_PLL. SWITCH_X/Y_PLLs deliver two
clocks which are 100 - 125 MHz (DASL_X125_CLK) and 200 - 250 MHz (DASL_X250_CLK) respectively.
The X/Y transmit and the X/Y receive DASLs are clocked by DASL_X250_CLK and DASL_Y250_CLK
respectively. Receive and transmit data is then input and output at a frequency of 400 - 500 MHz. At each
occurrence of the DASL_X/Y250_CLK clock edge, transition data is sent to or received from the switch.
Table 12: External Clocks Description
Clock Name
Speed
Description
SWITCH_X_CLK +/-
50 - 62.5 MHz
Differential input receiver clock lines. The associated PLL (SWITCH_X_PLL) delivers
both 200 - 250 MHz (DASL_X250_CLK) and 100 - 125 MHz (DASL_X125_CLK) to
clock the DASL_X and the path X glue logic. An additional input is provided to connect
an external oscillator TEST_CLCK or the MP_CLK instead of the SWITCH_X_CLK on
the PLL_X input.
SWX_TC_source_enb_l[1:0] is located in the configuration table registers (@A0 bits 25
- 24).
SWITCH_Y_CLK +/-
50 - 62.5 MHz
Differential input receiver clock lines. The associated PLL (SWITCH_Y_PLL) delivers
both 200 - 250 MHz (DASL_Y250_CLK) and 100 - 125 MHz (DASL_Y125_CLK) to
clock the DASL_Y and the path Y glue logic. An additional input is provided to connect
an external oscillator TEST_CLK or the MP_CLK instead of the SWITCH_Y_CLK on the
PLL_Y input.
SWY_TC_source_enb_l[1:0] is located in the configuration table registers (@A0 bits 15
- 14).
PE_CLK
50 and 125 MHz
Single-ended receiver clock line. This is the transfer/synchronization clock issued from
the PE to synchronize transfers on RXDATA[31:0]. It is connected to the PE_PLL which
delivers the URXCLK /UTXCLK for the ingress/egress interfaces. The PE_CLK input is
controlled by PLL_PE_RESET (@9C bit 15) and is turned in BYPASS mode in case
PLL_PE_RESET =
’
1
’
. Programming PLL_PE_RESET at
’
1
’
disables the PE_PLL from
delivering the necessary clocks for the ingress/egress interfaces.
MP_CLK
30 - 66 MHz
Single-ended receiver clock line. This is a free running clock which must be available at
POR when the MP_CLK directly clocks the configuration table registers to provide cor-
rect register map initialization.
PE_RXCLK_out/
PE_TXCLK_out
Protocol engine clocks. They are single-ended output driver clock lines that allow the
transfer and synchronization of the RXDATA[31:0] and the TXDATA[31:0] to and from
the converter. They are derived from clock sources selected through the setting of regis-
ter @A0, bits 21, 22, and 26 (To_smooth_PLL_In) and bits 30-31 (UCLK_Source_1).
Shadow_RXCLK_in
50 and 125 MHz
Single-ended receiver clock line. It is applied to the ingress interface by programming
the RXDATA_KEEPER register @C0 bit 2 at '1'. When the RXDATA_KEEPER is equal
to '0', Shadow_RxClk_Out is routed to the ingress PE interface (this setting is used for
switch loopback application).
Shadow_RxClk_Out
A single-ended output driver clock line derived directly (not going through any clock tree)
from PE PLL output. It connects to the Shadow_RxClk_In through either the PE chip or
the board (via a delay) to provide the best sampling point of the received data from the
protocol engine.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM32NPCXX1EPABBE66 | IBM Processor for Network Resources(異步轉(zhuǎn)換模式（ATM）32位微處理器（用于網(wǎng)絡(luò)資源管理）) |
| IBM39MPEGCS24DPFA16C | High Performance Audio/Video Decoder(高性能音頻/視頻譯碼器) |
| IBM39MPEGCS24PFA16C | High Performance Audio/Video Decoder(高性能音頻/視頻譯碼器) |
| IBM39STB130x0 | STB130x0 A/V Transport/Decoders(STB130x0 音頻/視頻的傳送譯碼器) |
| IBM42F10SNNAA20 | SFF-1063/1250N-SW PTH Serial Optical Transceiver(SFF-1063/1250N-SW PTH串行光纖收發(fā)器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM3209K4060 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecom Switching Circuit |
| IBM3288H2848 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| IBM32NPR100EXXCAB133 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM32NPR101EPXCAC133 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM35CPC945C03C-2 | 制造商:IBM 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。