參數(shù)資料
型號(hào): IBM3209K3114
廠商: IBM Microeletronics
英文描述: IBM Packet Routing Switch Serial Interface Converter(IBM封裝路線選擇開(kāi)關(guān)串行接口轉(zhuǎn)換器)
中文描述: IBM的分組路由交換機(jī)串行接口轉(zhuǎn)換器(IBM的封裝路線選擇開(kāi)關(guān)串行接口轉(zhuǎn)換器)
文件頁(yè)數(shù): 145/152頁(yè)
文件大?。?/td> 2390K
代理商: IBM3209K3114
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)當(dāng)前第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)
IBM3209K3114
Advance
IBM Packet Routing Switch Serial Interface Converter
prssi.01
July 12, 2000
Appendix A: Data Aligned Serial Link (DASL)
Page 135 of 142
The status register contain various information about the processor status. The output of this register is
connected to the SDC_STATUSREG_OUT output.
10.6 Data Aligned Serial Link (DASL) Initialization and Operation
Once the chip has been fully configured, but before actual data traffic can take place between an IBM Packet
Routing Switch Serial Interface Converter (the converter) and an IBM 28.4G Packet Routing Switch (switch),
the DASL interfaces must be initialized to provide bit phase alignment and packet alignment at the data
receivers in both directions.
DASL initialization means communication between two chips: a converter and a switch core port.
The port synchronization is under the overall control of the system Control Processor which coordinates the
operation between the switch core and the adapters, but synchronization between the switch control and the
port adapter can also be performed directly through the interface lines, Fabric Port Available (FPA), and
Adapter Port Available (APA).
The registers of interest at both ends of the link are:
Port enable register
Port Select
An encoded value that selects the port for a given action. A request that utilizes the Port
Select field is processed at the next service time for the selected port. If the supplied
port value is out of range, the request will be processed for Port 0.
DASL Select
An encoded value that selects the DASL receiver for a given action. If the supplied
DASL value is out of range, the request will be processed for DASL 0.
Reserved
Reserved. Should be low.
Port Status Count
This 8-bit field will be read by the picoprocessor, incremented, and written back out of
the sdc_statusreg_out output.
Table 47: Status Register Definition
Bit
#
0
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
L
M
L
M
L
M
L
F
Code Version
Code Revision
Reserved
Current Port ID
Status Count Output
Table 48: Data Aligned Serial Link (DASL) Signals for Synchronization
Signal Name
Description
DRIVER_ENABLE
Turns ON the DASL Drivers
PORT_ENABLE
Starts the picocode for synchronization operations. When active high, the picocode starts look-
ing at TX_SYNCREQ and SYNC_HUNT signals for DASL transmit and DASL receive synchro-
nization respectively.
TX_SYNCREQ
Triggers the DASL serial data out. When active high, the data delivered to the DASL driver is
forced to a steady state high level. On falling edge, the data serialization starts.
SYNC_HUNT
Starts DASL receiver synchronization based on incoming synchronization pattern.
Table 46: Debug Control Field Definitions
Field Name
Function
相關(guān)PDF資料
PDF描述
IBM32NPCXX1EPABBE66 IBM Processor for Network Resources(異步轉(zhuǎn)換模式(ATM)32位微處理器(用于網(wǎng)絡(luò)資源管理))
IBM39MPEGCS24DPFA16C High Performance Audio/Video Decoder(高性能音頻/視頻譯碼器)
IBM39MPEGCS24PFA16C High Performance Audio/Video Decoder(高性能音頻/視頻譯碼器)
IBM39STB130x0 STB130x0 A/V Transport/Decoders(STB130x0 音頻/視頻的傳送譯碼器)
IBM42F10SNNAA20 SFF-1063/1250N-SW PTH Serial Optical Transceiver(SFF-1063/1250N-SW PTH串行光纖收發(fā)器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBM3209K4060 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecom Switching Circuit
IBM3288H2848 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
IBM32NPR100EXXCAB133 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
IBM32NPR101EPXCAC133 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
IBM35CPC945C03C-2 制造商:IBM 功能描述: