
IBM3209K3114
IBM Packet Routing Switch Serial Interface Converter
Advance
I/O Definition and Package Pin Assignment
Page 102 of 142
prssi.01
July 12, 2000
Table 23: IBM Packet Routing Switch Serial Interface Converter (the converter) Signals
Name
Input/Out-
put
Levels
Description
DASL_X_TX_0 / DASL_X_TX_0N...
DASL_X_TX_7 / DASL_X_TX_7N
Input
HSTL
Differential (400 to 500 Mbps) signals for input port from switch X
DASL_X_RX_0 / DASL_X_RX_0N...
DASL_X_RX_7 / DASL_X_RX_7N
Output
HSTL
Differential (400 to 500 Mbps) signals for output port to switch X
DASL_Y_TX_0 / DASL_Y_TX_0N...
DASL_Y_TX_7 / DASL_Y_TX_7N
Input
HSTL
Differential (400 to 500 Mbps) signals for input port from switch Y
DASL_Y_RX_0 / DASL_Y_RX_0N...
DASL_Y_RX_7 / DASL_Y_RX_7N
Output
HSTL
Differential (400 to 500 Mbps) signals for output port to switch Y
SEND_GNT_X
Ouput
LVTTL
0
The switch on switch board X is not allowed to send data to
the converter
The switch is allowed to send data to the converter. In reset
mode this signal is forced to Hi-Z.
1
SEND_GNT_Y
Output
LVTTL
0
The switch on switch board Y is not allowed to send data to
the converter
The switch is allowed to send data to the converter. In reset
mode this signal is forced to Hi-Z.
1
MEM_GNT_X_3... MEM_GNT_X_0
Input
LVTTL
Indicates that the shared memory is not full for a given priority.
0
The switch on switch board X cannot accept anymore data
from the converter
1
The switch can accept more data from the converter
MEM_GNT_Y_3... MEM_GNT_Y_0
Input
LVTTL
Indicates that the shared memory is not full for a given priority.
0
The switch on switch board Y cannot accept anymore data
from the converter
1
The switch can accept more data from the converter
DASL_DRV_ENB
Input
LVTTL
Sets DASL drivers in Hi-Z until the board housing the converter is
fully inserted. Insures that both ends of the adapter board to which
the converter is soldered are fully inserted. An internal pull-up resis-
tor forces the inactive state.
Note:
The electrical level supported by the converter lines is called High Speed Transceiver Logic (HSTL). It is specified in JEDEC
’
s
JESD8-6 standard.