參數(shù)資料
型號(hào)： IBM3209K3114
廠商： IBM Microeletronics
英文描述： IBM Packet Routing Switch Serial Interface Converter(IBM封裝路線選擇開關(guān)串行接口轉(zhuǎn)換器)
中文描述： IBM的分組路由交換機(jī)串行接口轉(zhuǎn)換器（IBM的封裝路線選擇開關(guān)串行接口轉(zhuǎn)換器）
文件頁數(shù)： 23/152頁
文件大?。?/td> 2390K
代理商： IBM3209K3114
IBM3209K3114
Advance
IBM Packet Routing Switch Serial Interface Converter
prssi.01
July 12, 2000
Functional Description
Page 13 of 142
Table 2: Egress I/O Pin Description
Pin Name
Type
Function
PE_TXCLK_OUT
Output
Transmit clock
(PE_TXCLK_OUT clock) is issued from two clock domains:
At POR it is connected to the microprocessor clock until the POR is completed.
Generated after POR completion by either the smooth PLL clock out (derived from either
SWITCH_PLL X or Y), or by an externally provided clock (for example the PE clock that ranges from
50 - 125 MHz).
PE_TXCLK_OUT source is selected according to the programming of the
“
PE_TXCLK_OUT_source_l[1:0]
”
bits as given in the configuration table registers.
TXDATA[31:0]
Output
Transmit Data
is transferred from the converter to the PE on a 32-bits word basis. TXDATA[31] is the
MSB, TXDATA[0] is the LSB.
TXPRTY (Output)
Output
Transmit Data Parity bit serves as odd parity bit over the 32 TXDATA bits. Parity generation mode is
enabled/disabled by the TXPRTY_enb_l bit in the configuration table registers.
TXPAV
TxFULL
Input
These are the same signal, but can have two names.
Transmit Packet Available/TXFULL is asserted by the PE device when it is ready to receive at least
one complete packet. During a packet transfer, the PE device has at least four cycles before the end
of the current packet transfer to assert TXPAV if it can accept immediate transfer of the subsequent
packet, or to de-assert TXPAV if it cannot.
Once the converter detects TXPAV de-asserted, it may only transmit four more 32-bits data words to
the PE device. It is recommended that the PE device keeps TXPAV signal asserted until four cycles
before the end of the packet transfer.
TXPAV and TXFULL lines have the same timing.
TXPAV asserted is equivalent to TXFULL de-asserted.
TXSOP
Output
Transmit Start Of Packet
is asserted for one clock cycle by the converter when it starts a packet trans-
fer to indicate the first available 32-bits data word of the packet.
TXENB
Output
The converter asserts Transmit Enable to indicate that valid 32-bits data words are on the bus. When
TXPAV is asserted during a packet transfer (at least four clock cycles before the end of the current
packet transfer), the converter indicates
one clock cycle after the last word of the current packet
if it is
(TXENB asserted) or is not (TXENB de-asserted) ready to send a new complete packet.
When TXPAV is de-asserted during a packet transfer (at least four clock cycles before the end of the
current packet transfer) TXENB is de-asserted four clock cycles afterwords to stop the transfer.
相關(guān)PDF資料
PDF描述
IBM32NPCXX1EPABBE66 IBM Processor for Network Resources(異步轉(zhuǎn)換模式（ATM）32位微處理器（用于網(wǎng)絡(luò)資源管理）)
IBM39MPEGCS24DPFA16C High Performance Audio/Video Decoder(高性能音頻/視頻譯碼器)
IBM39MPEGCS24PFA16C High Performance Audio/Video Decoder(高性能音頻/視頻譯碼器)
IBM39STB130x0 STB130x0 A/V Transport/Decoders(STB130x0 音頻/視頻的傳送譯碼器)
IBM42F10SNNAA20 SFF-1063/1250N-SW PTH Serial Optical Transceiver(SFF-1063/1250N-SW PTH串行光纖收發(fā)器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBM3209K4060 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecom Switching Circuit
IBM3288H2848 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
IBM32NPR100EXXCAB133 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
IBM32NPR101EPXCAC133 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
IBM35CPC945C03C-2 制造商:IBM 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*