- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364671 > AM42BDS6408G 250NS, PGA, 883C; LEV B FULLY COMPLIANT(EEPROM) PDF資料下載
參數(shù)資料
| 型號： | AM42BDS6408G |
| 英文描述： | 250NS, PGA, 883C; LEV B FULLY COMPLIANT(EEPROM) |
| 中文描述： | Am42BDS6408G -堆疊式多芯片封裝（MCP）閃存和SRAM |
| 文件頁數(shù)： | 13/73頁 |
| 文件大小： | 1080K |
| 代理商： | AM42BDS6408G |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁
12
Am42BDS6408G
November 1, 2002
P R E L I M I N A R Y
Table 1.
Device Bus Operations
Legend:
L = Logic Low = V
IL
, H = Logic High = V
IH
, V
ID
= 9–11 V, V
HH
= 9.0 ± 0.5 V, X = Don’t Care, A
IN
= Address In, D
IN
= Data In, D
OUT
= Data Out
= Active edge of CLK,
= Pulse Low,
= Rising edge of Pulse Low
Notes:
1.
Other operations except for those indicated in this column are
inhibited.
Do not apply CE#f = V
IL
, CE1#s = V
IL
and CE2s = V
IH
at the same
time.
Either CE1#s = V
or CE2s = V
will disable the SRAM. If one of
these conditions is true, the other CE input is don’t care.
X = Don’t care or open LB#s or UB#s.
Default edge of CLK is the rising edge.
2.
3.
4.
5.
6.
The sector protect and sector unprotect functions may also be
implemented via programming equipment. See the
“Sector
Lock/Unlock Command Sequence”
section.
If ACC = V
HH
, all sectors will be protected.
If WP# = V
IL
, sectors 0,1 (bottom boot) or sectors 132, 133 (top
boot) are protected. If WP# = V
IH
, the protection applied to the
aforementioned sectors depends on whether they were last
protected or unprotected using the method described in
“Sector
Lock/Unlock Command Sequence”
. Note that WP# must not be left
floating or unconnected.
7.
8.
Operation
CE#f
CE1#s
CE2s
OE#
WE#
A
[21–0]
DQ
[15–8]
DQ
[7–0]
LB#s
UB#s
RESET#
CLK
AVD#
(Note 3)
(Note 4)
Asynchronous Read from Flash,
Addresses Latched
L
H
L
L
H
A
IN
I/O
X
X
H
X
Asynchronous Read from Flash,
Addresses Steady State
L
H
L
L
H
A
IN
I/O
X
X
H
X
L
Asynchronous Write to Flash
L
H
L
H
L
A
IN
I/O
X
X
H
L
L
Synchronous Write to Flash
L
H
L
H
L
A
IN
I/O
X
X
H
X
CE# Standby
H
H
L
X
X
Hi-Z
Hi-Z
X
X
H
X
X
Output Disable
L
H
L
H
H
Hi-Z
Hi-Z
Hi-Z
L
X
H
X
X
H
L
X
L
Hardware Reset
X
H
L
X
X
Hi-Z
Hi-Z
Hi-Z
X
X
L
X
X
Read from SRAM
H
L
H
L
H
A
IN
D
OUT
D
OUT
L
L
H
X
X
D
OUT
Hi-Z
H
L
Hi-Z
D
OUT
L
H
Wirte to SRAM
H
L
H
X
L
A
IN
D
IN
D
IN
L
L
H
X
X
D
IN
Hi-Z
H
L
HI-Z
D
IN
L
H
Flash Burst Read Operations
Load Starting Burst Address
L
H
L
X
H
Addr In
X
X
X
H
Advance Burst to next address with
appropriate Data presented on the
Data Bus
L
H
L
L
H
HIGH
Z
Burst
Data Out
X
X
H
H
Terminate current Burst read cycle
H
H
L
X
H
Hi-Z
Hi-Z
X
X
H
X
Terminate current Burst read cycle
via RESET#
X
H
L
X
H
Hi-Z
Hi-Z
X
X
L
X
X
Terminate current Burst read cycle
and start new Burst read cycle
L
H
L
X
H
Hi-Z
I/O
X
X
H
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM42DL16X2D | 150NS, CERDIP, 883C; LEV B COMPLIANT(EEPROM) |
| AM42DL16X4D | 150NS, PLCC, IND TEMP(EEPROM) |
| AM42DL32X4G | 150NS, 32LCC, 883C; LEV B COMPLIANT(EEPROM) |
| AM42DL6402G | 150NS, SOIC, IND TEMP(EEPROM) |
| AM42DL6404G | 64 Mbit (8 M x 8-Bit/4 M x 16-Bit) CMOS and 4 Mbit (256 K x 16-Bit) Static RAM (Preliminary) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM42BDS6408GBD8IT | 制造商:Spansion 功能描述:COMBO 4MX16 FLASH + 512KX16 SRAM 1.8V 93FBGA - Tape and Reel |
| AM42BDS6408GTD8I | 制造商:Spansion 功能描述:Combo Mem 4Mx16 Flash + 512Kx16 SRAM 1.8V 93-Pin FBGA |
| AM42BDS6408H | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory, and 8 Mbit (512 K x 16-Bit) SRAM |
| AM42BDS6408HD3I | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory, and 8 Mbit (512 K x 16-Bit) SRAM |
| AM42BDS6408HD4I | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory, and 8 Mbit (512 K x 16-Bit) SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。