
5(9 3U $
7KLV LQIRUPDWLRQ DSSOLHV WR D SURGXFW XQGHU GHYHORSPHQW ,WV FKDUDFWHULVWLFV DQG VSHFLILFDWLRQV DUH VXEMHFW WR FKDQJH ZLWKRXW
QRWLFH $QDORJ 'HYLFHV DVVXPHV QR REOLJDWLRQ UHJDUGLQJ IXWXUH PDQXIDFWXULQJ XQOHVV RWKHUZLVH DJUHHG WR LQ ZULWLQJ
ADSP-21mod970 Preliminary Data Sheet
2FWREHU
Preimnary
RESET only, while serial port pins are software configurable during program execution. Flag and
interrupt functionality is retained concurrently on multiplexed pins. In cases where pin functionality is
reconfigurable, the default state is shown in plain text; alternate functionality is shown in italics.
Technca
Serial Ports
The ADSP-21mod970 has a multichannel serial port (SPORT) connected to each internal digital modem
processor for serial communications.
Here is a brief list of the capabilities of the ADSP-21mod970 SPORT. For additional information on the
internal Serial Ports, refer to the
ADSP-2100 Family User’s Manual
.
SPORT is bidirectional and has a separate, double-buffered transmit and receive section.
SPORT can use an external serial clock or generate its own serial clock internally.
SPORT has independent framing for the receive and transmit sections. Sections run in a
frameless mode or with frame synchronization signals internally or externally generated.
Frame sync signals are active high or inverted, with either of two pulse widths and tim-
ings.
SPORT supports serial data word lengths from 3 to 16 bits and provides optional A-law
and μ-law companding according to CCITT recommendation G.711.
SPORT receive and transmit sections can generate unique interrupts on completing a data
word transfer.
SPORT can receive and transmit an entire circular buffer of data with one overhead cycle
per data word. An interrupt is generated after a data buffer transfer.
A multichannel interface selectively receives and transmits a 24 or 32 word, time-division
multiplexed, serial bitstream.
Pin Descriptions
The ADSP-21mod970 is available in a 304-lead PBGA package. In order to maintain maximum
functionality and reduce package size and pin count, some serial port, programmable flag, interrupt and
external bus pins have dual, multiplexed functionality. The external bus pins are configured during