參數(shù)資料
型號: ADSP-21mod970
廠商: Analog Devices, Inc.
英文描述: Multi-Port Internet Gateway Processor(多口網(wǎng)關(guān)處理器)
中文描述: 多端口Internet網(wǎng)關(guān)處理器(多口網(wǎng)關(guān)處理器)
文件頁數(shù): 42/50頁
文件大?。?/td> 980K
代理商: ADSP-21MOD970
2FWREHU
ADSP-21mod970 Preliminary Data Sheet
7KLVLQIRUPDWLRQDSSOLHVWR DSURGXFWXQGHUGHYHORSPHQW ,WVFKDUDFWHULVWLFVDQGVSHFLILFDWLRQVDUHVXEMHFWWRFKDQJHZLWKRXW
QRWLFH $QDORJ 'HYLFHV DVVXPHV QR REOLJDWLRQ UHJDUGLQJ IXWXUH PDQXIDFWXULQJ XQOHVV RWKHUZLVH DJUHHG WR LQ ZULWLQJ
5(93U$
Technca
Figure 26 IDMA Write, Long Write Cycle
TIMING PARAMETERS ADSP-21mod970
IDMA Write, Long Write Cycle
NOTES
1
Start of Write = IS Low and IWR Low.
2
If Write Pulse ends before IACK Low, use specifications t
IDSU
, t
IDH.
3
If Write Pulse ends after IACK Low, use specifications t
IKSU
, t
IKH.
4
This is the earliest time for IACK Low from Start of Write. For IDMA Write cycle relationships, please refer to the
ADSP-2100 Family User’s Manual
.
Parameter
IDMA Write, Long Write Cycle
Timing Requirements:
t
IKW
t
IDSU
t
IDH
Min
Max
Unit
IACK Low before Start of Write
1
IAD15–0 Data Setup before End of Write
2, 3, 4
IAD15–0 Data Hold after End of Write
2, 3, 4
Switching Characteristics:
t
IKLW
t
IKHW
Start of Write to IACK Low
4
Start of Write to IACK High
0
0.5t
CK
+ 10
2
1.5t
CK
17
ns
ns
ns
ns
ns
IAD 15-0
DATA
t
IKHW
t
IKW
IACK
IS
IWR
t
IKLW
t
IKH
t
IKSU
相關(guān)PDF資料
PDF描述
ADSP-21msp58 DSP Microcomputer(DSP 微計算機)
ADSP-21MSP59 DSP Microcomputer(DSP 微計算機)
ADSP-BF535 Blackfin Embedded Processor
ADSP-BF535PBB-200 Blackfin Embedded Processor
ADSP-BF535PBB-300 Blackfin Embedded Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21MOD970-000 制造商:Analog Devices 功能描述:
ADSP-21MOD980-000 制造商:Analog Devices 功能描述:
ADSP21MOD980N 制造商:AD 制造商全稱:Analog Devices 功能描述:MultiPort Internet Gateway Processor
ADSP-21MSP50ABG-52 制造商:Analog Devices 功能描述:
adsp-21msp50akg-52 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: