
5(9 3U $
7KLV LQIRUPDWLRQ DSSOLHV WR D SURGXFW XQGHU GHYHORSPHQW ,WV FKDUDFWHULVWLFV DQG VSHFLILFDWLRQV DUH VXEMHFW WR FKDQJH ZLWKRXW
QRWLFH $QDORJ 'HYLFHV DVVXPHV QR REOLJDWLRQ UHJDUGLQJ IXWXUH PDQXIDFWXULQJ XQOHVV RWKHUZLVH DJUHHG WR LQ ZULWLQJ
ADSP-21mod970 Preliminary Data Sheet
2FWREHU
Preimnary
time the modem pool takes to come out of the idle state (a maximum of
n
cycles).
Technca
Idle
When the ADSP-21mod970 is in the Idle Mode, the modem pool waits indefinitely in a low power state
until an interrupt occurs. When an unmasked interrupt occurs, it is serviced; execution then continues
with the instruction following the IDLE instruction. In Idle mode IDMA, BDMA and autobuffer cycle
steals still occur.
Slow Idle
The IDLE instruction is enhanced on the ADSP-21mod970 to let the modem pool’s internal clock signal
be slowed, further reducing power consumption. The reduced clock frequency, a programmable fraction
of the normal clock rate, is specified by a selectable divisor given in the IDLE instruction.
The format of the instruction is
IDLE (n);
where n = 16, 32, 64, or 128. This instruction keeps the modem pool fully functional, but operating at
the slower clock rate. While it is in this state, the modem pool’s other internal clock signals, such as
SCLK, CLKOUT, and timer clock, are reduced by the same ratio. The default form of the instruction,
when no clock divisor is given, is the standard IDLE instruction.
When the IDLE (
n
) instruction is used, it effectively slows down the modem pool’s internal clock and
thus its response time to incoming interrupts. The one-cycle response time of the standard idle state is
increased by n, the clock divisor. When an enabled interrupt is received, the ADSP-21mod970 will
remain in the idle state for up to a maximum of
n
modem pool cycles (
n
= 16, 32, 64, or 128) before
resuming normal operation.
When the IDLE (
n
) instruction is used in systems that have an externally generated serial clock (SCLK),
the serial clock rate may be faster than the modem pool’s reduced internal clock rate. Under these
conditions, interrupts must not be generated at a faster rate than can be serviced, due to the additional