
2FWREHU
ADSP-21mod970 Preliminary Data Sheet
7KLVLQIRUPDWLRQDSSOLHVWR DSURGXFWXQGHUGHYHORSPHQW ,WVFKDUDFWHULVWLFVDQGVSHFLILFDWLRQVDUHVXEMHFWWRFKDQJHZLWKRXW
QRWLFH $QDORJ 'HYLFHV DVVXPHV QR REOLJDWLRQ UHJDUGLQJ IXWXUH PDQXIDFWXULQJ XQOHVV RWKHUZLVH DJUHHG WR LQ ZULWLQJ
5(93U$
Data
Figure 11 Target Board Connector for EZ-ICE
The 14-pin, 2-row pin strip header is keyed at the Pin 7 location—you must remove Pin 7 from the
header. The pins must be 0.025 inch square and at least 0.20 inch in length. Pin spacing should be 0.1 x
0.1 inches. The pin strip header must have at least 0.15 inch clearance on all sides to accept the EZ-ICE
probe plug.
Technca
RESET
The following pins are also used by the EZ-ICE:
BR
BG
RESET
GND
The EZ-ICE uses the EE (emulator enable) signal to take control of the ADSP-21mod970 in the target
system. This causes the processor to use its ERESET, EBR, and EBG pins instead of the RESET, BR,
and BG pins. The BG output is three-stated. These signals do not need to be jumper-isolated in your
system.
The EZ-ICE connects to your target system via a ribbon cable and a 14-pin female plug. The female plug
is plugged onto the 14-pin connector (a pin strip header) on the target board.
Target Board Connector for EZ-ICE Probe
The EZ-ICE connector (a standard pin strip header) is shown in Figure 11. You must add this connector
to your target board design if you intend to use the EZ-ICE. Be sure to allow enough room in your system
to fit the EZ-ICE probe onto the 14-pin connector.
Pin strip headers are available from vendors such as 3M, McKenzie, and Samtec.
Target Memory Interface
For your target system to be compatible with the EZ-ICE emulator, it must comply with the memory
interface guidelines listed below.
PM, DM, BM, IOM, & CM
Design your Program Memory (PM), Data Memory (DM), Byte Memory (BM), I/O Memory (IOM),
and Composite Memory (CM) external interfaces to comply with worst case device timing requirements
and switching characteristics as specified in this data sheet. The performance of the EZ-ICE may
approach published worst case specification for some memory access timing requirements and switching
GND
EBG
EBR
KEY (NO PIN)
ELOUT
EE
BG
BR
ELIN
ECLK
EMS
ERESET