xxviii
MPC801
USER’S MANUAL
MOTOROLA
LIST OF TABLES
Table
Number
Page
Number
Title
2-1.
2-2.
Signal Descriptions ................................................................................2-2
Pin Breakout ........................................................................................2-10
3-1.
MPC801 Internal Memory Map .............................................................3-1
4-1.
Possible Reset Results .........................................................................4-1
5-1.
5-2.
5-3.
5-4.
Reset Clocks Source Configuration ......................................................5-5
tmbclk Divisions .....................................................................................5-6
XFC Capacitor Values .........................................................................5-13
MPC801 Low-Power Modes ................................................................5-18
6-1.
6-2.
6-3.
6-4.
6-5.
6-6.
6-7.
6-8.
6-9.
6-10.
6-11.
6-12.
6-13.
6-14.
Branch Prediction Policy .......................................................................6-6
“Before” and “After” Interrupts ...............................................................6-8
Special Ports to the Machine State Register Bits ................................6-11
Interrupt Latency .................................................................................6-11
Detection Order of Instruction-Related Interrupts ................................6-14
Interrupt Priorities Mapping .................................................................6-14
Standard Special-Purpose Registers ..................................................6-15
Standard Timebase Register Mapping ................................................6-16
Additional Special-Purpose Registers .................................................6-16
Other Control Registers .......................................................................6-18
Encoding of Special Registers Located Outside the Core ..................6-19
Address of Special Registers Located Outside the Core ....................6-19
Load/Store Instructions Timing ............................................................6-30
DAR, BAR, and DSISR Value Summary .............................................6-31
7-1.
Offset of First Instruction by Interrupt Type ...........................................7-8
8-1.
Instruction Execution Timing .................................................................8-1
9-1.
9-2.
IC_ADR Bits Functionality for the Cache Read Command .................9-10
IC_DAT Bit Layout When Reading a Tag ............................................9-11