![](http://datasheet.mmic.net.cn/290000/XPC801ZP25_datasheet_16187868/XPC801ZP25_126.png)
PowerPC Architecture Compliance
MOTOROLA
MPC801 USER’S MANUAL
7-3
7
7.1.8.0.1 Move To/From System Register Instructions.
registers in which
spr0
=1 invokes the privilege instruction error interrupt handler if the
processor is in problem state. For a list of all implemented special registers, refer to
6.3.1 The Control Registers
.
Move to/from invalid special
Section
7.1.8.0.2 Fixed-Point Arithmetic Instructions.
divisions in the
divw[o][.]
Attempting to perform any of the following
instruction
0x80000000
÷
<anything>
÷
-1
0
causes the contents of RT to be 0x80000000 and if RC =1, the contents of the bits in the CR
field 0 are LT = 1, GT = 0, EQ = 0, and SO is set to the correct value. If an attempt is made
to perform any of the divisions in the
divw[o][.]
contents of RT are 0x80000000 and if Rc =1, the contents of the bits in the CR field 0 are
LT = 1, GT = 0, EQ = 0, and SO is set to the correct value. In the
cmpl
instructions, the L bit is applicable for 64-bit implementations and if L = 1 the instruction
form is invalid. The core ignores this bit so the behavior when L = 1 is identical to the valid
form instruction with L = 0.
instruction, <anything>
÷
0. Then, the
cmpi
,
cmp
,
cmpli
, and
7.1.9 The Load/Store Processor
The load/store processor supports all of the 32-bit implementation fixed-point PowerPC
load/store instructions in the hardware.
7.1.9.1 FIXED-POINT LOAD AND STORE WITH UPDATE INSTRUCTIONS
For load with update and store with update instructions where RA =0, the EA is written into
R0. For load with update instructions where RA = RT, RA is
boundedly undefined.
7.1.9.2 FIXED-POINT LOAD AND STORE MULTIPLE INSTRUCTIONS
For these types of instructions, EA must be a multiple of four. If it is not, the system
alignment error handler is invoked. For a
lmw
normally. RA is then loaded from the memory location as follows:
instruction, the instruction completes
RA <- MEM(EA+(RA-RT)*4, 4)
7.1.9.3 FIXED-POINT LOAD STRING INSTRUCTIONS
Load string instructions behave the same as load multiple instructions, with respect to invalid
format in which RA is in the range of registers to be loaded. If RA is in the range, it is updated
from memory.
7.1.9.4 STORAGE SYNCHRONIZATION INSTRUCTIONS
For these type of instructions, EA must be a multiple of four. If it is not, the system alignment
error handler is invoked.
7.1.9.5 OPTIONAL INSTRUCTIONS
No optional instructions are supported.