參數(shù)資料
型號(hào): VG36646141BT-8
廠(chǎng)商: Vanguard International Semiconductor Corporation
英文描述: CMOS Synchronous Dynamic RAM
中文描述: 同步動(dòng)態(tài)隨機(jī)存儲(chǔ)器的CMOS
文件頁(yè)數(shù): 27/70頁(yè)
文件大小: 974K
代理商: VG36646141BT-8
Document : 1G5-0127
Rev2
Page 27
VIS
Preliminary VG36641641BT
CMOS Synchronous Dynamic RAM
10.2.2 Precharge Termination in WRITE Cycle
During WRITE cycle, the burst write operation is terminated by a precharge com-
mand. When the precharge command is asserted, the burst write operation is termi-
nated and precharge starts.
The same bank can be activated again after t
RP
from the precharge command. The
DQM must be high to mask invalid data in.
During WRITE cycle, the write data written prior to the precharge command will be
correctly stored. However, invalid data may be written at the same clock as the pre-
charge command. To prevent this from happening, DQM must be high at the same
clock as the precharge command. This will mask the invalid data.
PRECHARGE TERMINATION in WRITE Cycle
Burst lengh = X
CLK
Command
CAS latency = 2
DQM
Hi - Z
Write
T0
T1
T2
T3
T4
T5
T6
T7
T8
t
RP
PRE
ACT
DQ
Write
PRE
ACT
t
RP
CAS latency = 3
Hi - Z
D0
D3
D2
D1
D0
D3
D2
D1
DQM
D4
D4
command
DQ
相關(guān)PDF資料
PDF描述
VG36648041BT-8H x8 SDRAM
VG36648041BT-8L x8 SDRAM
VG37648041AT 256M:x4, x8, x16 CMOS Synchronous Dynamic RAM
VG4616322BQ-5 262,144x32x2-Bit CMOS Synchronous Graphic RAM
VG4616322BQ-5R 262,144x32x2-Bit CMOS Synchronous Graphic RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
VG36648041BT-10 制造商:VML 制造商全稱(chēng):VML 功能描述:CMOS Synchronous Dynamic RAM
VG36648041BT-7 制造商:VML 制造商全稱(chēng):VML 功能描述:CMOS Synchronous Dynamic RAM
VG36648041BT-8 制造商:VML 制造商全稱(chēng):VML 功能描述:CMOS Synchronous Dynamic RAM
VG36648041BT-8H 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:x8 SDRAM
VG36648041BT-8L 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:x8 SDRAM