參數(shù)資料
型號: VG36646141BT-8
廠商: Vanguard International Semiconductor Corporation
英文描述: CMOS Synchronous Dynamic RAM
中文描述: 同步動態(tài)隨機存儲器的CMOS
文件頁數(shù): 23/70頁
文件大小: 974K
代理商: VG36646141BT-8
Document : 1G5-0127
Rev2
Page 23
VIS
Preliminary VG36641641BT
CMOS Synchronous Dynamic RAM
9.3 Write to Read Command Interval
The write command to read command interval is also a minimum of 1 cycle. Only the write data before
the read command will be written. The data bus must be Hi-Z at least one cycle prior to the first D
OUT
.
WRITE to READ Command Interval
9.4 Read to Write Command Interval
During a read cycle, READ can be interrupted by WRITE.
DQM must be in High at least 3 clocks prior to the write command. There is a restriction to avoid a data
conflict. The data bus must be Hi-Z using DQM before Write.
Burst lengh=4
CLK
Command
CAS latency=2
DQ
Command
CAS latency=3
DQ
QB0
QB3
QB2
QB1
WRITE A
Write A
T0
T1
T2
T3
T4
T5
T6
T7
T8
QB0
QB3
QB2
QB1
1 cycle
Read B
DA0
Read B
DA0
Hi-Z
Hi-Z
相關PDF資料
PDF描述
VG36648041BT-8H x8 SDRAM
VG36648041BT-8L x8 SDRAM
VG37648041AT 256M:x4, x8, x16 CMOS Synchronous Dynamic RAM
VG4616322BQ-5 262,144x32x2-Bit CMOS Synchronous Graphic RAM
VG4616322BQ-5R 262,144x32x2-Bit CMOS Synchronous Graphic RAM
相關代理商/技術參數(shù)
參數(shù)描述
VG36648041BT-10 制造商:VML 制造商全稱:VML 功能描述:CMOS Synchronous Dynamic RAM
VG36648041BT-7 制造商:VML 制造商全稱:VML 功能描述:CMOS Synchronous Dynamic RAM
VG36648041BT-8 制造商:VML 制造商全稱:VML 功能描述:CMOS Synchronous Dynamic RAM
VG36648041BT-8H 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SDRAM
VG36648041BT-8L 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SDRAM