參數(shù)資料
型號: VG36646141BT-8
廠商: Vanguard International Semiconductor Corporation
英文描述: CMOS Synchronous Dynamic RAM
中文描述: 同步動態(tài)隨機(jī)存儲器的CMOS
文件頁數(shù): 22/70頁
文件大小: 974K
代理商: VG36646141BT-8
Document : 1G5-0127
Rev2
Page 22
VIS
Preliminary VG36641641BT
CMOS Synchronous Dynamic RAM
9.1 Read to Read command interval
During a read cycle when a new read command is asserted, it will be effective after the CAS latency,
even if the previous read operation has not completed. READ will be interrupted by another READ.
Each read command can be asserted in every clock without any restriction.
Burst lengh=4, CAS latency=2
CLK
Command
DQ
QA0
QB2
QB1
QB0
Read A
T0
T1
T2
T3
T4
T5
T6
T7
Hi-Z_
T8
1 cycle
QB3
Read B
Burst lengh=4, CAS latency=2
CLK
Command
DQ
QA0
QB2
QB1
QB0
Write A
T0
T1
T2
T3
T4
T5
T6
T7
Hi-Z_
T8
1 cycle
QB3
Write B
WRITE to WRITE Command Interval
9.2 Write to Write Command Interval
During a write cycle, when a new Write command is asserted, the previous burst will terminated and the
new burst will begin with a new write command. WRITE will be interrupted by another WRITE.
Each write command can be asserted in every clock without any restriction.
READ to READ Command Interval
相關(guān)PDF資料
PDF描述
VG36648041BT-8H x8 SDRAM
VG36648041BT-8L x8 SDRAM
VG37648041AT 256M:x4, x8, x16 CMOS Synchronous Dynamic RAM
VG4616322BQ-5 262,144x32x2-Bit CMOS Synchronous Graphic RAM
VG4616322BQ-5R 262,144x32x2-Bit CMOS Synchronous Graphic RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
VG36648041BT-10 制造商:VML 制造商全稱:VML 功能描述:CMOS Synchronous Dynamic RAM
VG36648041BT-7 制造商:VML 制造商全稱:VML 功能描述:CMOS Synchronous Dynamic RAM
VG36648041BT-8 制造商:VML 制造商全稱:VML 功能描述:CMOS Synchronous Dynamic RAM
VG36648041BT-8H 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SDRAM
VG36648041BT-8L 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SDRAM