- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371187 > TMXF84622 TMXF84622 155 Mbits/s/622 Mbits/s Interface SONET/SDH x84/x63 Ultramapper PDF資料下載
參數(shù)資料
| 型號： | TMXF84622 |
| 英文描述： | TMXF84622 155 Mbits/s/622 Mbits/s Interface SONET/SDH x84/x63 Ultramapper |
| 中文描述： | TMXF84622 155 Mbits/s/622 Mbits /秒接口的SONET / SDH x84/x63 Ultramapper |
| 文件頁數(shù)： | 6/62頁 |
| 文件大?。?/td> | 902K |
| 代理商： | TMXF84622 |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
6
Agere Systems Inc.
Advance Data Sheet, Rev. 2
July 2001
SONET/SDH x84/x63 Ultramapper
TMXF84622 155 Mbits/s/622 Mbits/s Interface
Features
(continued)
I
LOF detection, OOF detection, REI monitoring, RDI
monitoring, and B2 error detection is performed on
the three serial 155 Mbits/s data inputs from the CDR
receive blocks.
I
REI and RDI are generated from the received data
and sent to the transmit side for insertion in the trans-
mitted serial 155 Mbits/s data.
I
B2 is calculated and inserted in the transmitted serial
data. B2 error insertion is allowed.
TMUX Features
I
Multiplexes twelve STS-1 signals or four STS-3c sig-
nals into a SONET STS-12 signal.
I
Multiplexes three STS-1 signals into a SONET
STS-3 signal.
I
Multiplexes four STM-1 (AU-4 or 3xAU-3) signals into
an SDH STM-4 signal.
I
Multiplexes three VC-3 signals into an SDH STM-1
(3xAU-3) signal.
I
Multiplexes three VC-3 signals into an SDH STM-1
(AU-4) signal via a TUG-3 construction.
I
Demultiplexes twelve STS-1 signals or four STS-3c
signals from a SONET STS-12 signal.
I
Demultiplexes three STS-1 signals from a SONET
STS-3 signal.
I
Demultiplexes four STM-1 (AU-4 or 3xAU-3) signals
from an SDH STM-4.
I
Demultiplexes three VC-3 signals from an SDH STM-
1 (3xAU-3) signal.
I
Demultiplexes three VC-3 signals from an SDH STM-
1 (AU-4) signal via a TUG-3 deconstruction.
I
Provides STS1-only mode for receive and transmit
directions.
I
Provides complete functionality for SDH MSP 1 + 1
protection switching.
I
Provides SONET/SDH loss-of-signal (LOS), out-of-
frame (OOF) and loss-of-frame (LOF) detection.
I
Provides STS-12/STM-4/STS-3/STM-1/STS1 select-
able scrambler/descrambler functions.
I
Provides STS-12/STM-4/STS-3/STM-1/STS1 B1/B2/
B3 generation/detection.
I
Provides STS-12/STM-1/STS-3/STM-1/STS1/
pointer interpretation.
I
Complies with GR-253-CORE, T1.105, G.707,
G.783, G.806, G.821, and ETSI 417-1-1.
VT/TU Features
I
Maps T1/E1/J1 into VT/TU structures:
—
T1 into VT1.5/TU-11/TU-12.
—
J1 into VT1.5/TU-11/TU-12.
—
E1 into VT2/TU-12.
I
Maps VC-11/VC-12 into VTG/TUG-2 structures:
—
VC-11 into VT1.5/TU-11/TU-12/VTG/TUG-2.
—
VC-12 into VT2/TU-12/VTG/TUG-2.
I
Supports asynchronous, byte synchronous, and bit
synchronous mappings.
I
Supports automatic generation or microprocessor
overwrite of one bit RDI-V and one bit RFI-V.
I
Supports automatic generation or microprocessor
overwrite of enhanced RDI-V.
I
Supports ADM applications with tributary loopback
and tributary pointer processing.
I
Supports unidirectional path switch ring (UPSR)
applications with a low-order path overhead access
channel.
I
Supports TIM-V generation and termination for all
28/21 VT/TU signals.
I
Supports BIP-V BER insertion and detection.
I
Supports fast AIS generation for downstream
devices.
I
Supports one second error counters for BIP-V and
REI-V.
I
Complies with GR-253-CORE, G.707, T1.105,
G.704, G.783, JT-G707, GR-499, ETS 300 417-1-1.
Test Pattern Generator Features
I
Configurable test pattern generator: DS1, E1, DS2,
E3, DS3, and STS1 formats.
I
Pseudorandom bit sequence (PRBS, also known as
pseudonoise or PN sequences) based on maximal-
length feedback shift register sequences; PN codes
selectable from the following options: QRSS,
PRBS15, PRBS20, PRBS23, ALT_01, ALL_ONES,
USER pattern (16 bits, repeating).
I
The test pattern can be transmitted either unframed
or as the payload of a framed signal as defined in
ITU-T.
I
Single bit errors or framing errors may be injected
into any test pattern, under register control.
I
Any sink or receiving channel may be replaced by a
test pattern monitor, which can detect and count bit
errors or misconfigurations, and/or detect idle condi-
tions or AIS.
相關PDF資料 |
PDF描述 |
|---|---|
| TN2-L-H-3V | SLIM POLARIZED RELAY |
| TN2-L-H-48V | SLIM POLARIZED RELAY |
| TN2-L-H-4V | SLIM POLARIZED RELAY |
| TN2-L-H-5V | SLIM POLARIZED RELAY |
| TN2-L-H-6V | SLIM POLARIZED RELAY |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TMXF846221BL-3-DB | 制造商:LSI Corporation 功能描述:Mapper DS3/E3/DS2/DS1/DS0/E1 SONET/SDH 155Mbps/622Mbps 1.5V/3.3V 700-Pin BGA Bag |
| TMXM-0-49 | 制造商:Brady Corporation 功能描述: |
| TMXM-11 | 制造商:Brady Corporation 功能描述: |
| TMXM-1-10-PK | 制造商:Brady Corporation 功能描述:MICRO CONSECUTIVE NOS. REPEAT - LEGEND: 1-10 |
| TMXM-1-25-PK | 制造商:Brady Corporation 功能描述:MICRO CONSECUTIVE NOS. REPEAT - LEGEND: 1-25 |
發(fā)布緊急采購，3分鐘左右您將得到回復。