參數(shù)資料
型號(hào)： TMXF84622
英文描述： TMXF84622 155 Mbits/s/622 Mbits/s Interface SONET/SDH x84/x63 Ultramapper
中文描述： TMXF84622 155 Mbits/s/622 Mbits /秒接口的SONET / SDH x84/x63 Ultramapper
文件頁(yè)數(shù)： 20/62頁(yè)
文件大?。?/td> 902K
代理商： TMXF84622
20
Agere Systems Inc.
Advance Data Sheet, Rev. 2
July 2001
SONET/SDH x84/x63 Ultramapper
TMXF84622 155 Mbits/s/622 Mbits/s Interface
2 The SONET/SDH Ultramapper
(continued)
2.17 Test Pattern Generator
The test pattern generator and monitor (TPG and TPM) is a set of configurable test pattern generators and moni-
tors for local self-test, maintenance, and troubleshooting operations.
The TPG feeds one or more T1/E1/DS2 test signals (via data, clock, and FS or AIS signal paths) to the crosspoint
switch which can redistribute or broadcast these signals to any valid channel in the framer, external I/O, M13 map-
per, or VT mapper blocks. The TPG can also generate DS3 test signals.
Any channel arriving at the cross connect may be routed to the test monitor. The test monitors can automatically
detect/count bit errors in a pseudorandom test sequence, loss of frame, or loss of synchronization. The TPM can
provide an interrupt to the control system or it can be operated in a polled mode.
Simultaneous testing of DS1, E1, DS2, and DS3 signals is supported (one channel each).
Supported test patterns are: pseudorandom bit sequence (PRBS15, PRBS20), alternating zeros/ones, and an all-
ones pattern.
The test pattern can be transmitted either unframed or as the payload of a framed signal, as defined in ITU-T Rec-
ommendation O.150.
Single bit-errors may be injected into any test pattern, under register control.
2.18 28-Channel Framer
The block diagrams of the 84 T1/63E1-channel framer in the switching application in the CHI, parallel system bus,
and CHI with byte-synchronous VT mapping, are shown in Figure 10, Figure 11, and Figure 12 (only the major
functional blocks are shown). The block diagrams of the 84 T1/63E1-channel framers in the transport application
are shown in Figure 13 and Figure 14 (only the major functional blocks are shown).
5-8926.a (F)
Figure 10. Ultramapper Switching Mode for Framer in Concentration Highway Interface (CHI) Configuration
(SIGNALING
FARLINK
RHDLC
SYSTEM
INTERFACE
FRAME
ALIGNER
TFRAME
FORMATTER
FTRLINK
(INSERTION)
SYSTEM
INTERFACE
MATO
FDS1
CCROSS
ESF PRM PATH
ULTRAMAPPER: FRAMER
MUINTERFACE
UVT MAPPER
INTERFACE
T
D
R
PEMONITOR
THDLC
相關(guān)PDF資料
PDF描述
TN2-L-H-3V SLIM POLARIZED RELAY
TN2-L-H-48V SLIM POLARIZED RELAY
TN2-L-H-4V SLIM POLARIZED RELAY
TN2-L-H-5V SLIM POLARIZED RELAY
TN2-L-H-6V SLIM POLARIZED RELAY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMXF846221BL-3-DB 制造商:LSI Corporation 功能描述:Mapper DS3/E3/DS2/DS1/DS0/E1 SONET/SDH 155Mbps/622Mbps 1.5V/3.3V 700-Pin BGA Bag
TMXM-0-49 制造商:Brady Corporation 功能描述:
TMXM-11 制造商:Brady Corporation 功能描述:
TMXM-1-10-PK 制造商:Brady Corporation 功能描述:MICRO CONSECUTIVE NOS. REPEAT - LEGEND: 1-10
TMXM-1-25-PK 制造商:Brady Corporation 功能描述:MICRO CONSECUTIVE NOS. REPEAT - LEGEND: 1-25
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*