- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371187 > TMXF84622 TMXF84622 155 Mbits/s/622 Mbits/s Interface SONET/SDH x84/x63 Ultramapper PDF資料下載
參數(shù)資料
| 型號： | TMXF84622 |
| 英文描述： | TMXF84622 155 Mbits/s/622 Mbits/s Interface SONET/SDH x84/x63 Ultramapper |
| 中文描述： | TMXF84622 155 Mbits/s/622 Mbits /秒接口的SONET / SDH x84/x63 Ultramapper |
| 文件頁數(shù)： | 14/62頁 |
| 文件大?。?/td> | 902K |
| 代理商： | TMXF84622 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
14
Agere Systems Inc.
Advance Data Sheet, Rev. 2
July 2001
SONET/SDH x84/x63 Ultramapper
TMXF84622 155 Mbits/s/622 Mbits/s Interface
2 The SONET/SDH Ultramapper
(continued)
2.3.2 Transmit Direction
In the transmit direction, the Ultramapper performs transmit transport overhead access channel (TTOAC) insertion,
synchronizing status byte (S1) insertion, M0/M1
—
REI-L insertion, K1 and K2 insertion, AIS-L insertion, B2 calcula-
tion and insertion, F1 byte insertion, B1 generation and error insertion, scrambler, J0 insert control, and A2 error
insertion. All insert control functions that are inhibited will optionally insert either all zeros or all ones. The TTOAC
allows the users to insert the following overhead bytes: E1, F1, D1:D3, D4:D12, S1, and E2. Even or odd parity is
checked over all bytes. Bytes which are not enabled for insertion are set to an all-ones or all-zeros stuff value. The
Ultramapper sources a clock and an 8 kHz synchronizing pulse and receives the data at a data rate of
5.184 Mbits/s. Alternatively, only the data communication channels D1
—
D3 or D4
—
D12 may receive a serial
192 kbits/s or a 576 kbits/s data stream.
The insertion (overwrite of TTOAC) of programmed S1, F1, J0, Z0-2, and Z0-3 bytes can be enabled.
Automatic insertion of M0/M1 may be inhibited. A protection switch selects the REI-L value for insertion to be taken
from the protection board rather than from the receive side.
The entire APS value or K2[2:0] can be inserted via microprocessor control. Automatic RDI insertion is supported
with individual inhibit for each contributor. A protection switch selects the RDI-L value for insertion to be taken from
the protection board rather than from the receive side.
B1 and B2 BIP-8 values are calculated and inserted. Both values can be inverted.
2.4 Multiplex Section Protection (MSP 1 + 1)
The TMUX block supports a payload 1 + 1 protection switch. In the receive direction, this occurs prior to pointer
interpretation. If the protection switch is activated, then the data is selected from the receive protection interface
rather than from the high-speed input path.
In the transmit direction, the signal is broadcast to the high-speed output path and the protection interface.
The interface consists of a 155.52 MHz or 51.84 MHz clock, data, and synchronizing pulse in each direction.
2.4.1 Pointer Interpreter
This state machine implements the pointer interpretation algorithm described in ETS 300 417-1-1: January 1996
—
Annex B.
The pointer interpreter evaluates the current pointer state for the normal state, path AIS state, or LOP (loss of
pointer) conditions, as well as pointer increments and decrements. The current pointer state and any changes in
pointer condition are reported to the control system. The number of consecutive frames for invalid pointer and
invalid concatenation indication is fixed at nine.
2.4.2 Path Termination Function
The path termination function is performed on either all three STS-1s or on the VC-4 POH only.
It includes on the receive side: J1 monitoring, B3 BIP-8 checking, C2 signal label monitoring, REI-P and RDI-P
detection, H4 multiframe monitoring; F2, F3, and K3 automatic protection switch monitoring, N1 tandem connection
monitoring, signal degrade BER and signal fail BER detection; path overhead access channel (RPOAC) drop,
AIS-P/HO-AIS insertion, and automatic AIS generation (with individual inhibit).
The J1 monitor provides five modes of operation on a programmable length (1 byte
—
64 bytes) of the trace identi-
fier: cyclic checking against the last received sequence, comparing against a programmed sequence, SONET
framing mode, SDH framing mode, and consecutive consistent occurrences of a new pattern.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TN2-L-H-3V | SLIM POLARIZED RELAY |
| TN2-L-H-48V | SLIM POLARIZED RELAY |
| TN2-L-H-4V | SLIM POLARIZED RELAY |
| TN2-L-H-5V | SLIM POLARIZED RELAY |
| TN2-L-H-6V | SLIM POLARIZED RELAY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMXF846221BL-3-DB | 制造商:LSI Corporation 功能描述:Mapper DS3/E3/DS2/DS1/DS0/E1 SONET/SDH 155Mbps/622Mbps 1.5V/3.3V 700-Pin BGA Bag |
| TMXM-0-49 | 制造商:Brady Corporation 功能描述: |
| TMXM-11 | 制造商:Brady Corporation 功能描述: |
| TMXM-1-10-PK | 制造商:Brady Corporation 功能描述:MICRO CONSECUTIVE NOS. REPEAT - LEGEND: 1-10 |
| TMXM-1-25-PK | 制造商:Brady Corporation 功能描述:MICRO CONSECUTIVE NOS. REPEAT - LEGEND: 1-25 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。