中文字幕v亚洲日本在线,亚洲成a人片在线播放无码,亚洲无码在线观看不卡

您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69314 > R5F61634N50FPV 32-BIT, FLASH, 50 MHz, MICROCONTROLLER, PQFP120 PDF資料下載

型號：	R5F61634N50FPV
元件分類：	微控制器/微處理器
英文描述：	32-BIT, FLASH, 50 MHz, MICROCONTROLLER, PQFP120
封裝：	14 X 14 MM, 0.40 MM PITCH, LEAD FREE, PLASTIC, LQFP-120
文件頁數(shù)：	412/1108頁
文件大?。?/td>	6716K
代理商：	R5F61634N50FPV

Data Transfer Controller (DTC)

Rev. 1.00 Sep. 13, 2007 Page 343 of 1076

REJ09B0364-0100

DTC Destination Address Register (DAR)

DAR is a 32-bit register that designates the destination address of data to be transferred by the

In full address mode, 32 bits of DAR are valid. In short address mode, the lower 24 bits of DAR is

valid and bits 31 to 24 are ignored. At this time, the upper eight bits are filled with the value of

If a word or longword access is performed while an odd address is specified in DAR or if a

longword access is performed while address 4n + 2 is specified in DAR, the bus cycle is divided

into multiple cycles to transfer data. For details, see section 10.5.1, Bus Cycle Division.

DAR cannot be accessed directly from the CPU.

DTC Transfer Count Register A (CRA)

CRA is a 16-bit register that designates the number of times data is to be transferred by the DTC.

In normal transfer mode, CRA functions as a 16-bit transfer counter (1 to 65,536). It is

decremented by 1 every time data is transferred, and bit DTCEn (n = 15 to 0) corresponding to the

activation source is cleared and then an interrupt is requested to the CPU when the count reaches

H'0000. The transfer count is 1 when CRA = H'0001, 65,535 when CRA = H'FFFF, and 65,536

when CRA = H'0000.

In repeat transfer mode, CRA is divided into two parts: the upper eight bits (CRAH) and the lower

eight bits (CRAL). CRAH holds the number of transfers while CRAL functions as an 8-bit

transfer counter (1 to 256). CRAL is decremented by 1 every time data is transferred, and the

contents of CRAH are sent to CRAL when the count reaches H'00. The transfer count is 1 when

CRAH = CRAL = H'01, 255 when CRAH = CRAL = H'FF, and 256 when CRAH = CRAL =

In block transfer mode, CRA is divided into two parts: the upper eight bits (CRAH) and the lower

eight bits (CRAL). CRAH holds the block size while CRAL functions as an 8-bit block-size

counter (1 to 256 for byte, word, or longword). CRAL is decremented by 1 every time a byte

(word or longword) data is transferred, and the contents of CRAH are sent to CRAL when the

count reaches H'00. The block size is 1 byte (word or longword) when CRAH = CRAL =H'01,

255 bytes (words or longwords) when CRAH = CRAL = H'FF, and 256 bytes (words or

longwords) when CRAH = CRAL =H'00.

CRA cannot be accessed directly from the CPU.

相關(guān)PDF資料	PDF描述
R5F61642N50FPV	32-BIT, FLASH, 50 MHz, MICROCONTROLLER, PQFP144
R5F61648N50FPV	32-BIT, FLASH, 50 MHz, MICROCONTROLLER, PQFP144
R5F61648N50FPV	32-BIT, FLASH, 50 MHz, MICROCONTROLLER, PQFP144
R5F61657FTV	32-BIT, FLASH, 35 MHz, MICROCONTROLLER, PQFP120
R5F61664RN50FPV	32-BIT, FLASH, RISC MICROCONTROLLER, PQFP144

相關(guān)代理商/技術(shù)參數(shù)	參數(shù)描述
R5F61638D50FPV	制造商:Renesas Electronics Corporation 功能描述:16bit MCU,1M FL,56K RAM,LQFP120
R5F61638N50FPV	制造商:Renesas Electronics 功能描述:MCU 16-Bit/32-Bit H8SX CISC 1KB Flash 3.3V 120-Pin LQFP 制造商:Renesas Electronics Corporation 功能描述:16bit MCU,1M FL,56K RAM,LQFP120 制造商:Renesas 功能描述:MCU 16-Bit/32-Bit H8SX CISC 1KB Flash 3.3V 120-Pin LQFP
R5F61644N50FPV	制造商:Renesas Electronics Corporation 功能描述:
R5F61648AN50FPV	制造商:Renesas Electronics Corporation 功能描述:16bit MCU,1M FL,56K RAM,LQFP144
R5F61648HD50BGV	制造商:Renesas Electronics Corporation 功能描述:

發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

(若只采購一條型號，填寫一行即可)

*型號	*數(shù)量	廠商	批號	封裝