- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361246 > QADCRM Queued Analog-to-Digital Converter Reference Manual PDF資料下載
參數(shù)資料
| 型號： | QADCRM |
| 英文描述： | Queued Analog-to-Digital Converter Reference Manual |
| 中文描述： | 排隊模擬到數(shù)字轉(zhuǎn)換器參考手冊 |
| 文件頁數(shù)： | 58/122頁 |
| 文件大?。?/td> | 940K |
| 代理商： | QADCRM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁當(dāng)前第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁
MOTOROLA
7-12
DIGITAL CONTROL
QADC
REFERENCE MANUAL
9. Code the selected PSH, PSL, and PSA values into the prescaler fields of
QACR0.
Figure 7-3
and
Table 7-1
show examples of QCLK programmability. The examples
include conversion times based on the following assumptions:
System clock (F
) = 20.97 MHz.
Input sample time is as fast as possible (IST = 0, 2 QCLK cycles).
Figure 7-3
and
Table 7-1
also show the conversion time calculated for a single con-
version in a queue. For other MCU system clock frequencies and other input sample
times, the same calculations can be made.
Figure 7-3 QADC Clock Programmability Examples
The MCU system clock frequency is the basis of the QADC timing. The QADC requires
that the system clock frequency be at least twice the QCLK frequency. Refer to
AP-
PENDIX A ELECTRICAL CHARACTERISTICS
for information on the minimum and
maximum allowable QCLK frequencies.
The QCLK frequency is established by the combination of the PSH and PSL parame-
ters in QACR0. The 5-bit PSH field selects the number of system clock cycles in the
high phase of the QCLK wave. The 3-bit PSL field selects the number of system clock
cycles in the low phase of the QCLK wave.
Example 1 in
Figure 7-3
shows that when PSH = 3, the QCLK remains high for four
cycles of the system clock. It also shows that when PSL = 3, the QCLK remains low
for four system clock cycles. In example 1, the equation for QCLK high cycles is the
PSH value plus one, and the equation for the QCLK low cycles is the PSL value plus
one.
Table 7-1 QADC Clock Programmability
Control Register 0 Information
F
SYS
= 20.97
Input Sample Time (IST) = %00
QCLK
(MHz)
1.0
1.0
Example
Number
1
2
PSH
PSA
PSL
Conversion Time
(
μ
s)
18.0
18.0
7
7
0
1
7
7
QCLK EXAMPLES
F
SYS
EX1
EX2
SYSTEM CLOCK
QADC QCLK EX
16 CYCLES
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| QAK2E104JCP | PLASTIC FILM CAPACITORS |
| QAK2E104JTP | PLASTIC FILM CAPACITORS |
| QAK2E104KCP | PLASTIC FILM CAPACITORS |
| QAK2E104KTP | PLASTIC FILM CAPACITORS |
| QAK2E105JCP | PLASTIC FILM CAPACITORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QAE100 | 制造商:P-DUKE 制造商全稱:Power Mate Technology Co., LTD 功能描述:QUARTER-BRICK DC-DC CONVERTER 2:1 ULTRA WIDE INPUT RANGE UP TO 108Watts |
| QAE100W | 制造商:P-DUKE 制造商全稱:Power Mate Technology Co., LTD 功能描述:QUARTER-BRICK DC-DC CONVERTER 4:1 ULTRA WIDE INPUT RANGE UP TO 90Watts |
| QAE150 | 制造商:P-DUKE 制造商全稱:Power Mate Technology Co., LTD 功能描述:QUARTER-BRICK DC-DC CONVERTER 2:1 ULTRA WIDE INPUT RANGE UP TO 150Watts |
| QAE150W | 制造商:P-DUKE 制造商全稱:Power Mate Technology Co., LTD 功能描述:QUARTER-BRICK DC-DC CONVERTER 4:1 ULTRA WIDE INPUT RANGE UP TO 132Watts |
| QAEP | 制造商:Omnimount 功能描述:10.6 ~ 21 Inch Adjustable 1.5 Inch NPT Pipe Extension |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。