<small id="n5xun"></small>
<small id="n5xun"></small>
  • <ins id="n5xun"></ins>
    <small id="n5xun"><ul id="n5xun"><nobr id="n5xun"></nobr></ul></small>
  • 參數資料
    型號: QADCRM
    英文描述: Queued Analog-to-Digital Converter Reference Manual
    中文描述: 排隊模擬到數字轉換器參考手冊
    文件頁數: 25/122頁
    文件大?。?/td> 940K
    代理商: QADCRM
    QADC
    REFERENCE MANUAL
    CONFIGURATION AND CONTROL
    MOTOROLA
    3-5
    NOTE
    Some CPUs do not support supervisor/user space selection, and are
    always in the supervisor access mode. In such cases, the SUPV bit
    has no meaning or effect.
    The supervisor-only data space segment contains the QADC global registers, which
    include the QADCMCR, the QADCTEST, and the QADCINT. The supervisor/unre-
    stricted space designation for the CCW table, the result word table, and the remaining
    QADC registers are programmable.
    3.3.4 Interrupt Arbitration Priority
    Each module that can generate interrupts, including the QADC, has an IARB (interrupt
    arbitration number) field in the QADCMCR. Each IARB field must have a different val-
    ue. During an interrupt acknowledge cycle, IARB permits arbitration among simulta-
    neous interrupts of the same priority level.
    The reset value of IARB in the QADCMCR is $F. This prevents QADC interrupts from
    being discarded. Initialization software must set the IARB field to a lower value in the
    range $F (highest priority) to $1 (lowest priority) if lower priority interrupts are to be ar-
    bitrated.
    Refer to
    SECTION 8 INTERRUPTS
    for more information.
    3.3.5 QADC Module Configuration Register
    The QADCMCR contains fields and bits that control freeze and stop modes and deter-
    mines the privilege level required to access most registers. It also contains the IARB
    field.
    STOP — Stop Enable
    0 = Disable stop mode.
    1 = Enable stop mode.
    FRZ — Freeze Enable
    0 = Ignores the IMB internal FREEZE signal.
    1 = Finish any current conversion, then freeze
    SUPV — Supervisor/Unrestricted Data Space
    0 = Only the module configuration register, test register, and interrupt register are
    designated as supervisor-only data space. Access to all other locations is un-
    restricted.
    1 = All QADC registers and tables are designated as supervisor-only data space.
    QADCMCR —
    Module Configuration Register
    $####00
    15
    14
    FRZ
    13
    12
    11
    NOT USED
    10
    9
    8
    7
    6
    5
    4
    3
    2
    1
    0
    STOP
    RESET:
    0
    SUPV
    NOT USED
    IARB
    0
    1
    0
    0
    0
    0
    F
    Freescale Semiconductor, Inc.
    For More Information On This Product,
    Go to: www.freescale.com
    n
    .
    相關PDF資料
    PDF描述
    QAK2E104JCP PLASTIC FILM CAPACITORS
    QAK2E104JTP PLASTIC FILM CAPACITORS
    QAK2E104KCP PLASTIC FILM CAPACITORS
    QAK2E104KTP PLASTIC FILM CAPACITORS
    QAK2E105JCP PLASTIC FILM CAPACITORS
    相關代理商/技術參數
    參數描述
    QAE100 制造商:P-DUKE 制造商全稱:Power Mate Technology Co., LTD 功能描述:QUARTER-BRICK DC-DC CONVERTER 2:1 ULTRA WIDE INPUT RANGE UP TO 108Watts
    QAE100W 制造商:P-DUKE 制造商全稱:Power Mate Technology Co., LTD 功能描述:QUARTER-BRICK DC-DC CONVERTER 4:1 ULTRA WIDE INPUT RANGE UP TO 90Watts
    QAE150 制造商:P-DUKE 制造商全稱:Power Mate Technology Co., LTD 功能描述:QUARTER-BRICK DC-DC CONVERTER 2:1 ULTRA WIDE INPUT RANGE UP TO 150Watts
    QAE150W 制造商:P-DUKE 制造商全稱:Power Mate Technology Co., LTD 功能描述:QUARTER-BRICK DC-DC CONVERTER 4:1 ULTRA WIDE INPUT RANGE UP TO 132Watts
    QAEP 制造商:Omnimount 功能描述:10.6 ~ 21 Inch Adjustable 1.5 Inch NPT Pipe Extension