參數(shù)資料
型號(hào)： QADCRM
英文描述： Queued Analog-to-Digital Converter Reference Manual
中文描述： 排隊(duì)模擬到數(shù)字轉(zhuǎn)換器參考手冊(cè)
文件頁數(shù)： 57/122頁
文件大?。?/td> 940K
代理商： QADCRM
QADC
REFERENCE MANUAL
DIGITAL CONTROL
MOTOROLA
7-11
To accommodate wide variations of the main MCU clock frequency (IMB system clock
– F
SYS
), QCLK is generated by a programmable prescaler which divides the MCU sys-
tem clock to a frequency within the specified QCLK tolerance range. To allow the A/D
conversion time to be maximized across the spectrum of system clock frequencies,
the QADC prescaler permits the frequency of QCLK to be software selectable. It also
allows the duty cycle of the QCLK waveform to be programmable.
The software establishes the basic high phase of the QCLK waveform with the PSH
(prescaler clock high time) field in QACR0, and selects the basic low phase of QCLK
with the PSL (prescaler clock low time) field. The duty cycle of the QCLK can be further
modified with the PSA (prescaler add a clock tic) bit in QACR0. The combination of the
PSH and PSL parameters establishes the frequency of the QCLK.
Figure 7-2
shows that the prescaler is essentially a variable pulse width signal gener-
ator. A 5-bit down counter, clocked at the system clock rate, is used to create both the
high phase and the low phase of the QCLK signal. At the beginning of the high phase,
the 5-bit counter is loaded with the 5-bit PSH value. When the zero detector finds that
the high phase is finished, the QCLK is reset. A 3-bit comparator looks for a one’s com-
plement match with the 3-bit PSL value, which is the end of the low phase of the QCLK.
The PSA bit allows the QCLK high-to-low transition to be delayed by a half cycle of the
input clock.
The following sequence summarizes the process of determining what values are to be
put into the prescaler fields in QACR0:
1. Choose the system clock frequency (F
).
2. Choose first-try values for PSH, PSL, and PSA, then skip to step 4.
3. Choose different values for PSH, PSL, and PSA.
4. If High QCLK Time is less than T
(QADC Clock Duty Cycle – Minimum High
Phase Time), return to step 3. Refer to
APPENDIX A ELECTRICAL CHARAC-
TERISTICS
for more information on T
PSH
.
NOTE
High QCLK Time (in ns) = 1000 (PSH + 1 + 0.5 PSA)
÷
F
SYS
(in MHz)
5. If Low QCLK Time is less than T
(QADC Clock Duty Cycle – Minimum Low
Phase Time), return to step 3. Refer to
APPENDIX A ELECTRICAL CHARAC-
TERISTICS
for more information on T
PSL
.
NOTE
Low QCLK Time (in ns) = 1000 (PSL + 1 – 0.5 PSA)
÷
F
SYS
(in MHz)
6. Calculate the QCLK frequency (F
QCLK
).
NOTE
F
QCLK
(in MHz)
= 1000
÷
(High QCLK Time + Low QCLK Time)
7. Choose the number of input sample cycles for a typical input channel.
8. If the calculated conversion times are not sufficient, return to step 3.
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料
PDF描述
QAK2E104JCP PLASTIC FILM CAPACITORS
QAK2E104JTP PLASTIC FILM CAPACITORS
QAK2E104KCP PLASTIC FILM CAPACITORS
QAK2E104KTP PLASTIC FILM CAPACITORS
QAK2E105JCP PLASTIC FILM CAPACITORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
QAE100 制造商:P-DUKE 制造商全稱:Power Mate Technology Co., LTD 功能描述:QUARTER-BRICK DC-DC CONVERTER 2:1 ULTRA WIDE INPUT RANGE UP TO 108Watts
QAE100W 制造商:P-DUKE 制造商全稱:Power Mate Technology Co., LTD 功能描述:QUARTER-BRICK DC-DC CONVERTER 4:1 ULTRA WIDE INPUT RANGE UP TO 90Watts
QAE150 制造商:P-DUKE 制造商全稱:Power Mate Technology Co., LTD 功能描述:QUARTER-BRICK DC-DC CONVERTER 2:1 ULTRA WIDE INPUT RANGE UP TO 150Watts
QAE150W 制造商:P-DUKE 制造商全稱:Power Mate Technology Co., LTD 功能描述:QUARTER-BRICK DC-DC CONVERTER 4:1 ULTRA WIDE INPUT RANGE UP TO 132Watts
QAEP 制造商:Omnimount 功能描述:10.6 ~ 21 Inch Adjustable 1.5 Inch NPT Pipe Extension
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*