- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359265 > MX98727 SINGLE CHIP PCI/CARDBUS FAST ETHERNET CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | MX98727 |
| 英文描述： | SINGLE CHIP PCI/CARDBUS FAST ETHERNET CONTROLLER |
| 中文描述： | 單芯片的PCI / CARDBUS快速以太網(wǎng)控制器 |
| 文件頁數(shù)： | 7/71頁 |
| 文件大?。?/td> | 389K |
| 代理商： | MX98727 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
7
P/N:PM0723
REV. 1.0, JUL. 13, 2000
MX98728EC
10/100 Transceiver interface
PAD#
53
56
55
64
Pin Name
RDA
CKREF(X1)
X2
RXIN
Type
O
I,TTL
O
I
Description
RDA external resistor to ground: 10K ohm, 5%
25Mhz , 30 PPM external osc./crystal input :
25Mhz , 30 PPM external crystal output :
Twisted pair receive differential input: supports both 10/100 Mbps
speeds.
Twisted pair receive differential input: supports both 10/100 Mbps
speeds.
Twisted pair transmit differential output: supports both 10/100 Mbps
speeds, 802.3 AOI spec.
Twisted pair transmit differential output: supports both 10/100 Mbps
speeds, 802.3 AOI spec.
NC pin : used in the test mode only.
RTX2EQ external resistor to ground: 1.4K ohm, 5%
RTX external resistor to ground: 560 ohm, 5%
65
RXIP
I
71
TXON
O
72
TXOP
O
75
76
77
CPK
RTX2EQ
RTX
O
O
O
23
MA1(EEDI)
I/O,4ma
Memory Address Bit 1 or EEPROM Data In bit: During the
EEPROM auto load sequence, the MA1 pin acts as the EEDI
pin that writes the data stream into the EEPROM. After the
EEPROM auto load sequence is done, this pin becomes MA1.
Together with MA[19:2], they form the packet buffer address
lines.
Memory Address Bit 0 or EEPROM Clock Input : During the
EEPROM auto load sequence, MA0 pin acts as the EECK pin
that provides clock to the EEPROM. After the EEPROM autoload
sequence is done, this pin becomes MA0. Together with MA[19:1],
they form the packet buffer address lines. MA0 is don't care
when packet memory is in word mode.
Packet Memory Data Bits 15-0: (Internal pull-down)
21
MA0(EECK)
I/O,4ma
11-8,
6-3,
1,
160, 159,
157-155,
152,151
148
MD[15:0]
I/O,4ma
MOEB
O,4ma
Memory Output Enable: Active low during packet buffer read
accesses.
Memory Chip Select: Active low during packet buffer accesses.
Byte Write Enable: Active low during the packet buffer write cycle.
MWEB1 for the high byte and MWEB0 for the low byte.
147
150,149
MCSB
MWEB[1:0]
O,4ma
O,4ma
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MX98742 | FEBC 100 Base Fast Ethernet Bridge Controller |
| MX98902A(PLCC) | LAN Node Controller |
| MX98902A(PQFP) | LAN Node Controller |
| MX98902A(SQFP) | LAN Node Controller |
| MX99011MC | Interface IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MX98728 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:GMAC SINGLE CHIP 10/100 FAST ETHERNET CONTROLLER FOR GENERIC APPLICATION |
| MX98728AEC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Controller Miscellaneous - Datasheet Reference |
| MX98728EC | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:GMAC SINGLE CHIP 10/100 FAST ETHERNET CONTROLLER FOR GENERIC APPLICATION |
| MX98741 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| MX98742 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FEBC 100 Base Fast Ethernet Bridge Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。