參數(shù)資料
型號： MX98727
英文描述： SINGLE CHIP PCI/CARDBUS FAST ETHERNET CONTROLLER
中文描述： 單芯片的PCI / CARDBUS快速以太網(wǎng)控制器
文件頁數(shù)： 18/71頁
文件大?。?/td> 389K
代理商： MX98727
18
P/N:PM0723
REV. 1.0, JUL. 13, 2000
MX98728EC
Network Address Filtering Registers : Reg20h~25h (R/W), 26h~2Dh (R/W), default=00h
Bit
20.[7:0]
21.[7:0]
22.[7:0]
23.[7:0]
24.[7:0]
25.[7:0]
26.[7:0]
27.[7:0]
28.[7:0]
29.[7:0]
2A.[7:0]
2B.[7:0]
2C.[7:0]
2D.[7:0]
Symbol
PAR0
PAR1
PAR2
PAR3
PAR4
PAR5
MAR0
MAR1
MAR2
MAR3
MAR4
MAR5
MAR6
MAR7
Description
Physical Address Register Byte 0: PAR [7:0]
Physical Address Register Byte 1: PAR [15:8]
Physical Address Register Byte 2 : PAR [23:16]
Physical Address Register Byte 3 : PAR [31:24]
Physical Address Register Byte 4 : PAR [39:32]
Physical Address Register Byte 5 : PAR [47:40]
Hash Table Register Byte 0 : MAR [7:0]
Hash Table Register Byte 1 : MAR [15:8]
Hash Table Register Byte 2 : MAR [23:16]
Hash Table Register Byte 3 : MAR [31:24]
Hash Table Register Byte 4 : MAR [39:32]
Hash Table Register Byte 5 : MAR [47:40]
Hash Table Register Byte 6 : MAR [56:48]
Hash Table Register Byte 7 : MAR [63:57]
Transceiver Control Register : ANALOG (Reg 2Eh), R/W, default=07h
Bit
2E.0
2E.1
2E.2
Symbol
DS120
DS130
PWD10B
Description
Must be 1 for NORMAL mode with auto-compensation.
Must be 1 for NORMAL mode with auto-compensation
Set for NORMAL mode, write 0 followed by write 1 will power down 10 Base-T
analog circuit.
Reset for NORMAL mode, write 1 followed by write 0 will power down 100 Base-
T analog circuit.
Reduced SQuelch Enable : Set to enable the reduced squelch circuit in the 10
Base-T mode for the receive channel. This can help the reception in a long cable
application. Default is reset, meaning the normal CAT-5 cable is used.
Reset for NORMAL mode, write 1 followed by write 0 will reset 100 Bare-T analog
circuit.
must be zero.
2E.3
PWD100
2E.4
RSQ
2E.5
RST100
2E.6-7
Reserved
DMA Interval Timer : DINTVAL (Reg 2Fh), R/W, default=00h
Bit
2F.7-0
Symbol
DINTVAL
Description
DMA Interval Timer : Used to control the latency between the two consecutive
DMA read burst cycles. Default is all zero, meaning this function is disabled. A
non-zero value tells GMAC to prepare the next host DMA read close to the timer's
expiration. This timer will improve the Host DMA read access priority. The timer's
time base is 0.5Mhz, which gives a maximum of 512us.
相關(guān)PDF資料
PDF描述
MX98742 FEBC 100 Base Fast Ethernet Bridge Controller
MX98902A(PLCC) LAN Node Controller
MX98902A(PQFP) LAN Node Controller
MX98902A(SQFP) LAN Node Controller
MX99011MC Interface IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MX98728 制造商:未知廠家 制造商全稱:未知廠家 功能描述:GMAC SINGLE CHIP 10/100 FAST ETHERNET CONTROLLER FOR GENERIC APPLICATION
MX98728AEC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Controller Miscellaneous - Datasheet Reference
MX98728EC 制造商:MCNIX 制造商全稱:Macronix International 功能描述:GMAC SINGLE CHIP 10/100 FAST ETHERNET CONTROLLER FOR GENERIC APPLICATION
MX98741 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
MX98742 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FEBC 100 Base Fast Ethernet Bridge Controller
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*