- 您現(xiàn)在的位置：買賣IC網 > PDF目錄359265 > MX98727 SINGLE CHIP PCI/CARDBUS FAST ETHERNET CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | MX98727 |
| 英文描述： | SINGLE CHIP PCI/CARDBUS FAST ETHERNET CONTROLLER |
| 中文描述： | 單芯片的PCI / CARDBUS快速以太網控制器 |
| 文件頁數(shù)： | 24/71頁 |
| 文件大?。?/td> | 389K |
| 代理商： | MX98727 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
24
P/N:PM0723
REV. 1.0, JUL. 13, 2000
MX98728EC
RX Burst Read Data Port : RRD[31:0] (Reg40h~43h), RO, default=XXXXXXXXh
Bit
40.7-0,
41.7-0
42.7-0
43.7-0
Symbol
RRD[31:0]
Description
RX Read Data Port : The 32 bit read only data port for the RX buffer ring.
The MSB byte (byte 3) is Reg43h and The LSB byte (byte 0) is Reg40h
if H16_32=0. Reg41h is the MSB byte (byte 1 ) and Reg40h is the
LSB 43.7-0 byte (Byte 0) if H16_32=1.The RX buffer ring accessed by this
port is pointed to by RRP and RRPBC. When 4 consecutive double words
(4x4 bytes if H16_32=0, or 4x2 bytes if H16_32=1) are ready inside GMAC,
DREQB will be asserted and burst transfers can be issued through the use
of DACKB. GMAC will maintain the burst read buffer's integrity in both cases.
This port is used to fetch RX packets.
Bit
3E.7-0
Symbol
TXFIFOCNT[7:0]
Description
TX FIFO Send Byte Count bits [7:0]: Together with TXFIFOCNT[11:8] forms a 12
bits TX FIFO byte count for the direct FIFO mode.
TXFIFOCNT[11:8] TX FIFO Send Byte Count bits [11:8]: Together with TXFIFOCNT[7:0] forms a 12
bits TX FIFO byte count for the direct FIFO mode. Software must program
TXFIFOCNT[11:0] with exact packet length in bytes before command GMAC to
start transmit ( ST0, ST1 ). Since host bus is either word or double word mode. A
exact byte count must be programmed for TX channel to send out data and CRC
correctly.
3F.3-0
ID2 (Reg46h/47h), RO, default="0001"
Bit
46.7-0,
47.7-0
Symbol
Description
ID2[15:0]
ID2 16 bit code : Reg47h is the MSB byte, which is set to 00h. Reg46h is
the LSB byte, which is set to 01h.
ID1 (Reg45h/44h), RO, default="MX"
Bit
44.7-0,
45.7-0
Symbol
Description
ID1[15:0]
ID1 16 bit code : Reg45h is the MSB byte, which is set to "M". Reg44h is the
LSB byte, which is set to "X".
TX FIFO Byte Counter (Direct FIFO Mode) : TXFIFOCNT, Reg3F/3Eh, R/W
相關PDF資料 |
PDF描述 |
|---|---|
| MX98742 | FEBC 100 Base Fast Ethernet Bridge Controller |
| MX98902A(PLCC) | LAN Node Controller |
| MX98902A(PQFP) | LAN Node Controller |
| MX98902A(SQFP) | LAN Node Controller |
| MX99011MC | Interface IC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MX98728 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:GMAC SINGLE CHIP 10/100 FAST ETHERNET CONTROLLER FOR GENERIC APPLICATION |
| MX98728AEC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Controller Miscellaneous - Datasheet Reference |
| MX98728EC | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:GMAC SINGLE CHIP 10/100 FAST ETHERNET CONTROLLER FOR GENERIC APPLICATION |
| MX98741 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| MX98742 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FEBC 100 Base Fast Ethernet Bridge Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。