
M66291GP/HP
Rev 1.01 2004.11.01 page 79 of 122
2.40 Epi Configuration Registers 1 (i=1~6)
EP1 Configuration Register 1 (EP1_1CONFIG)
<Address : H’62>
EP2 Configuration Register 1 (EP2_1CONFIG)
<Address : H’66>
EP3 Configuration Register 1 (EP3_1CONFIG)
<Address : H’6A>
EP4 Configuration Register 1 (EP4_1CONFIG)
<Address : H’6E>
EP5 Configuration Register 1 (EP5_1CONFIG)
<Address : H’72>
EP6 Configuration Register 1 (EP6_1CONFIG)
<Address : H’76>
b15
14
13
12
11
10
9876
54321
b0
EPi_PID
EPi_
NULMD
EPi_
ACLR
EPi_
Octl
EPi_MXPS
00
000001
0
00000
--
------
--
-
------
<H/W reset : H'0040>
<S/W reset : ->
<USB bus reset : ->
b
Bit name
Function
R
W
15~14
EPi_PID
Response PID
00 : NAK
01 : BUF
(Transmits response PID/data according to the state of
buffer etc,)
1x : STALL
13
Reserved. Set it to “0”.
00
12
EPi_NULMD
Zero-Length Packet Addtion Transmit Mode
0 :
Disable to transmit zero-length packet automatically
1 :
Enable to transmit zero-length packet automatically
11
EPi_ACLR
OUT Buffer Automatic Clear Mode
0 :
Exit buffer clear mode
1 :
Buffer clear mode
Make sure to set “0” after setting “1”.
10
EPi_Octl
Register 8-Bit Mode
0 :
CPU/Dn_FIFO Data Register is 16-bit mode
1 :
CPU/Dn_FIFO Data Register is 8-bit mode
9~0
EPi_MXPS
Maximum Packet Size
Upper size limit of the data transmitted/received in one packet
Interrupt transfer
:0~64
Bulk transfer
:only 8,16,32 and 64
Isochronous transfer
:0~1023
(1) EPi_PID (Response PID) Bits (b15~b14)
These bits set the PID to be responded to the host.
These bits are valid only when the transfer type is set to bulk transfer mode or interrupt transfer mode
(EPi_TYP bits = “01” or “10”). Set these bits to “01” at isochronous transfer mode (EPi_TYP bits = “11”).
When these bits are set to “00”, the NAK response is executed, regardless of the buffer state.
When these bits are set to “01”;
<When set to OUT buffer (EPi_DIR bit = “0”)>
ACK response after receiving the data with the SIE side buffer in the receive ready state.
NAK response with the SIE side buffer in the receive not ready state.
When the SIE side buffer is not in receive ready state, if the OUT token is received, the
EPB_NRD bit is set to “1”.
<When set to IN buffer (EPi_DIR bit = “1”)>
Transmits the data with the SIE side buffer in transmit ready state.
NAK response with the SIE side buffer not in the transmit ready state.
When the SIE side buffer is in the transmit not ready state, if the IN token is received, the
EPB_NRD bit is set to “1”.
When these bits are set to “1x”, the STALL response is executed, regardless of the buffer state.
When set to OUT buffer, if a data exceeding the maximum packet size is received, regardless of these bit
values, these bits are set automatically to “1x” (STALL).
(2) EPi_NULMD (Zero-Length Packet Addtion Transmit Mode) Bit (b12)