![](http://datasheet.mmic.net.cn/120000/M30833MJFP_datasheet_3558608/M30833MJFP_184.png)
Clock asynchronous serial I/O (UART) mode
Under
development
Preliminary Specifications REV.B3
Specifications in this manual are tentative and subject to change.
Mitsubishi Microcomputers
M32C/83 group
SINGLE-CHIP 16/32-BIT CMOS MICROCOMPUTER
183
Pin name
Function
Method of selection
Serial data output
(Note 1)
Serial data input
(Note 2)
Programmable I/O port
(Note 2)
Transfer clock input
(Note 2)
Programmable I/O port
Internal/external clock select bit (bit 3 at addresses 036816, 02E816,
033816, 032816, 02F816) = “0”
Internal/external clock select bit (bit 3 at addresses 036816, 02E816,
033816, 032816, 02F816) = “1”
Port P61, P65, P72, P90 and P95 direction register (bits 1 and 5 at address
03C216, bit 2 at address 03C316, bits 0 and 5 at address 03C716) = “0”
Port P62, P66, P71, P91 and P97 direction register (bits 2 and 6 at address
03C216, bit 1 at address 03C316, bit 1 and 7 at address 03C716)= “0”
(Can be used as an input port when performing transmission only)
CTS/RTS disable bit (bit 4 at addresses 036C16, 02EC16, 033C16,
032C16, 02FC16) =“0”
CTS/RTS function select bit (bit 2 at addresses 036C16, 02EC16, 033C16,
032C16, 02FC16) = “0”
Port P60, P64, P73, P93 and P94 direction register (bits 0 and 4 at address
03C216, bit 3 at address 03C316, bits 3 and 4 at address 03C716) = “0”
CTS input
(Note 2)
RTS output
TxDi
(P63, P67, P70,
P92, P96)
RxDi
(P62, P66, P71,
P91, P97)
CLKi
(P61, P65, P72,
P90, P95)
CTSi/RTSi
(P60, P64, P73,
P93, P94)
CTS/RTS disable bit (bit 4 at addresses 036C16, 02EC16, 033C16, 032C16,
02FC16) = “0”
CTS/RTS function select bit (bit 2 at addresses 036C16, 02EC16, 033C16,
032C16, 02FC16) = “1”
CTS/RTS disable bit (bit 4 at addresses 036C16, 02EC16, 033C16, 032C16,
02FC16) = “1”
(Note 1)
(Note 2)
Table 1.19.2. Specifications of UART Mode (2/2)
Item
Specification
Error detection
Framing error
This error occurs when the number of stop bits set is not detected
Parity error
If parity is enabled this error occurs when, the number of 1’s in parity and character
bits does not match the number of 1’s set
Error sum flag
This flag is set (= 1) when any of the overrun, framing, and parity errors is encoun-
tered
Select function
Serial data logic switch
This function reveres the logic value of transferring data. Start bit, parity bit and stop
bit are not reversed.
TxD, RxD I/O polarity switch
This function reveres the TxD port output and RxD port input. All I/O data level is
reversed.
Table 1.19.3 lists the functions of the input/output pins in UART mode. Note that for a period from when
the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a “H”. (If the N-
channel open drain is selected, this pin is in floating state.)
Table 1.19.3. Input/output pin functions in UART mode
________
Note 1: Select TxD output, CLK output and RTS output by the corresponding function select registers A, B and C.
Note 2: Select I/O port by the corresponding function select register A.